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Abstract 
Microelectronic test structures are used to characterise and control microfabrication 
processes. This thesis is primarily concerned with the use of electrical measurement of 
linewidth and sheet resistance to characterise a wide range of different technologies. 
These range from advanced interconnect and photolithography techniques to ion-beam 
induced deposition, MEMS process integration and structures for use as metrology 
standards. 
The thesis first examines the use of the cross-bridge electrical linewidth structure to 
measure the sheet resistance and critical dimensions of copper damascene interconnect. 
This was achieved through computer simulation of current flow in the structures and 
served to highlight the effects of the damascene process on the measurement. As a 
result layout design rules have been defined which minimise the errors introduced by 
diffusion barrier layers and dishing. 
Mono-crystalline silicon linewidth structures are being developed to meet the 
requirements for traceable metrology standards. The proposed test structures are 
fabricated using a wet etch process and have unusual geometries which affect their 
operation. Computer simulation has shown that the effects of surface interface 
charge and substrate biasing are the key issues that need to be addressed for accurate 
extraction of sheet resistance. This work has identified that increased doping of the 
silicon starting material reduces these effects. 
The use of on-mask electrical linewidth structures for alternating aperture phase 
shifting mask metrology has been investigated. The results compare very favourably, 
in terms of repeatability, with those obtained using the more common CD-SEM 
technique. Photolithographic simulation of submicron test structure layouts has been 
used to investigate the effects of applying optical proximity correction to cross-bridge 
linewidth structures. The effects of severe asymmetries on the Greek cross sheet 
resistance structure have also been examined. 
Finally the thesis presents examples of process characterisation using resistive test 
structures. In the first of these examples cross-bridge linewidth structures are used to 
quantify the effects of a bulk silicon, wet etch solution, which was designed to passivate 
metal interconnect, on the dimensions of aluminium tracks. This is followed by an 
investigation of the use of novel sheet resistance test structures to characterise the 
deposition of platinum in a focused ion beam system. The platinum sheet resistance 
has been characterised in terms of the main process parameters which facilitates the 
fabrication of resistive elements of a known value. 
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"One measures a circle, beginning anywhere." 
Charles H. Fort, Lo!, 1931. 
Chapter 1 
Introduction 
This chapter presents a brief examination of the history of microelectronics from the 
first transistors and integrated circuits to the ever increasing complexity predicted by 
Moore's law and the associated technology roadmaps. It goes on to introduce the 
concepts behind the use of microelectronic test structures for process control and 
characterisation. The chapter ends with a description of the thesis structure and the 
contents of the chapters that follow. 
1.1 Background 
The history of microelectronics effectively began with the creation, at the Bell 
Telephone Laboratories, of the point contact transistor by Bardeen and Brattain in 
1947. Around the same time, Shockley developed the theory behind the bipolar 
junction transistor, though this was not successfully fabricated until 1951 [1].  Similarly 
the effect of electric fields on the conductivity of semiconductors was demonstrated 
by Shockley and Pearson in 1948, but it took over ten years before the first Si/Si02 
MOSFET, which is now so widely used, was demonstrated by Kahng and Atalla [2]. 
Discrete transistors quickly found applications in hearing aids and transistor radios 
where their small size and low power consumption made them ideal replacements 
for thermionic valve technology [3]. However they were not small enough for some 
applications and the impetus was there for the work, carried out at Texas Instruments 
by Kilby and at Fairchild Semiconductor by Noyce, which led to the production of 
the first integrated circuits at the end of the 1950's [4].  Kilby's circuits consisted of 
transistors fabricated using the mesa technique, where the collector contact is made 
to the backside of the wafer, and bonded gold wire interconnect. Noyce's ICs more 
closely resembled present day chips because they used a planar fabrication technique, 
developed by Hoerni at Fairchild, where oxide masking and diffusion were used to form 
1 
Introduction 
the transistors [5]. His chip also included interconnect created by photolithographic 
definition of evaporated aluminium in a process very similar to that used today. 
The initial circuits were oscillators and simple digital flip-flops using two or three 
active devices along with passive elements but by 1971 the technology had advanced 
to the stage where the first microprocessor, the Intel 4004, was fabricated with 2300 
transistors [6]. In 1965 Moore published a paper on the state of the semiconductor 
industry which predicted that the number of devices in an integrated circuit would 
double each year [7]. This prediction became known as "Moore's Law" and was 
revised in 1975 to state that the number of transistors per chip would double every 
18 months [8].  More recently the slope has changed again to give a doubling of circuit 
complexity approximately every two years which leads to the prediction that within the 
next ten years microprocessors will exist which contain one billion transistors [9]. 
The increases in integration and chip complexity have come about as a result of the 
scaling of the transistors, in particular the scaling of the gate length of MOSFETs, and 
this has driven the advances in technology. More recently however limits been placed on 
the scaling of interconnect which has encouraged advanced interconnect technologies 
such as low-m, dielectrics and copper metallisation [10]. The International Technology 
Roadmap for Semiconductors (ITRS) charts the requirements for future technologies 
and the most recent release covers the technology nodes extending to 2007 where 
65nm interconnect half-pitch lengths are expected with MOS gate lengths approaching 
25nm [11, 12]. The increases in complexity have placed a premium on testing for 
process control and verification and the most recent roadmap focuses heavily on future 
metrology requirements [13, 141. Much of the work in this thesis examines similar 
issues with advanced microfabrication technologies and the effects they have on the 
use of test structures for the measurement of sheet resistance and electrical linewidth. 
1.2 Microelectronic Test Structures 
Microelectronic test structures are typically included in Integrated Circuit (IC) designs 
to enable measurements of process or device parameters for characterisation or process 
control. There are many different applications, each requiring a different type of test 
structure, and examples include: 
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. Process verification and development [15], 
. SPICE parameter extraction [16] 
Yield or defect analysis [17] 
Reliability and failure rate analysis [18] 
Matching [19] 
Equipment or material characterisation [20,21] 
Photomask metrology [22] 
Parametric test structures are typically measured electrically using DC measurement 
methods and appendix A describes the techniques used to make low level resistance 
measurements. 
The major use of test structures is to extract device and process parameters at the end 
of the production line in order to verify that the process has been successful [23]. If 
the parametric test results are satisfactory then the product wafer can be passed on 
for functional testing. If the results do not meet the specifications, for example if the 
threshold voltages of the MOS transistors fall outside the specified range, then the wafer 
is scrapped. In this way expensive functional testing is not applied to badly processed 
wafers. The data obtained from wafers which fail the process verification tests can also 
be used to identify the source of the problem [24]. For example, wafer maps showing 
the variation of a parameter across the wafer [25] can be used to determine which 
process step or piece of equipment is the cause of the failures. 
The main problem with the inclusion of test structures is that they take up valuable 
space on a wafer which could be occupied by product. In the initial stages of process 
development whole wafers will be covered by test chips as the development engineers 
attempt to characterise the process. However, in a mature process the wafer will 
include only the minimum number of structures required for the purposes of process 
verification. Test patterns can be introduced into a process either as individual 
structures placed in the scribe channels between the product die or as "drop ins" which 
are complete test structure chips. Drop in test chips will replace one or more of the 
product die on the wafer and their use must be traded off against the loss of product. 
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Scribe channel, or kerf, test structures can be fabricated without a change of mask in a 
step and repeat photolithography system but the space available is more limited [26]. 
Figure 1.1 illustrates the use of drop in die and test structures in the scribe channels. 
Drop in test chip 	Product IC 
Figure 1.1: Schematic diagram of a silicon wafer with product and drop in die along with 
test structures in the scribe channels. 
Electrical test structures are connected to the test equipment through metal pads 
(typically 80-120pm square) which can be contacted either with manual probe needles 
moved by micromanipulators or through the use of a probe card. The probe pads are 
typically arranged in a 2 x N array where the pitch of the pads is twice their width. 
This arrangement allows a large number of structures to be tested using a probe card 
with a standardised 2 x N array of probe tips [27]. A test chip layout with this pad 
arrangement can be seen in figure 1.2. 
Figure 1.2: Test chip layout illustrating the 2 x N probe pad arrangement. 
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Probe cards are generally used with an automatic probe station which can step the 
probe tips between die on a wafer or between test structures on a chip. This is then 
integrated with computer controlled measurement equipment to create a completely 
automated test system. 
1.3 Thesis Plan 
This section briefly outlines the contents of the chapters which follow. Chapter 2 
reviews the literature concerned with test structures and metrology while chapters 3 
to 6 investigate a number of novel applications of the sheet resistance and electrical 
linewidth test structures. Finally, chapter 7 reviews the conclusions made in the 
previous chapters and suggests possibilities for future work. 
Chapter 2: Background. The measurement of sheet resistance and linewidth is 
described with special attention being paid to the Greek cross and cross-bridge test 
structures. Examples from the literature of other electrical test structures for the 
measurement of linewidth and misalignment are also examined. 
Chapter 3: Sheet Resistance and Electrical Linewidth Measurement of Copper 
Damascene Interconnect. This chapter presents the results of 2-D and 3-1) computer 
simulations which model the effects of diffusion barrier layers and CMP induced dishing 
on the measurement of electrical linewidth in a copper damascene interconnect process. 
Simulations of Greek and box cross test structures show that the copper damascene 
process leads to non-uniformities in the sheet resistance and errors in the measurement 
of linewidth. Suggestions of rules for the layout of these structures which will minimise 
these errors are presented. 
Chapter 4: Test Structures for Use as Linewidth Measurement Standards. This 
chapter details the need for traceable metrology standards for linewidth measurement 
before going on to review the previous work on the use of cross-bridge test structures 
fabricated in mono-crystalline silicon for this purpose. The main part of this chapter 
describes simulations of silicon test structures which investigate the effects of geometry, 
fixed surface charge, and substrate biasing on the measurement of sheet resistance. 
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Chapter 5: Electrical Linewidth Test Structures for Advanced Lithography. The first 
half of this chapter examines the use of on-mask electrical linewidth test structures for 
alternating phase shifting mask metrology and presents the results of electrical and SEM 
measurements made on such a mask. The second part simulates the photolithographic 
process in order to examine the effects of applying optical proximity correction to 
cross-bridge test structure layouts. This section also presents the results of simulations 
of Greek cross structure with very large asymmetries. 
Chapter 6: Examples of Process Characterisation Using Resistive Test Structures. 
Two examples of the manner in which sheet resistance and electrical linewidth 
structures can be used to characterise microfabrication processes are presented in this 
chapter. In the first of these, cross-bridge linewidth structures are used to assess the 
effect of a TMAH based, bulk silicon wet etch solution on aluminium interconnect. The 
second example presents a methodology for the characterisation of the sheet resistance 
of platinum deposited by a focused ion beam system. This enables the deposition of 
metal straps with a known resistance for circuit modification. 
Chapter 7: Conclusions and Future Work In this chapter the conclusions drawn from 
the work reported in the preceding chapters are reviewed. Suggestions for future work 
on the topics covered in this thesis are also made. 
Chapter 2 
Background 
2.1 Sheet Resistance Measurement 
2.1.1 Resistivity 
Resistivity is probably the most basic parameter for a conductor or semiconductor 
material and it is denoted by the symbol p with units of -m. A bar of conducting 
material with uniform resistivity p is shown in figure 2.1 and the resistance between 
the electrodes is given by 
R=- wd 	 (2.1) 







Figure 2.1: Schematic diagram illustrating the dimensions of a simple bar of conducting 
material 
One of the most common techniques used to measure resistivity is the four-point probe 
(FPP) method where four point contacts are made to the surface of the material being 
measured [28]. The probe tips are generally arranged in a straight line with an equal 
spacing s as shown in figure 2.2. 
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Figure 2.2: In-line four-point probe measurement setup 
A current I f  is forced between the two outer probes and the potential difference LW 
between the two inner probes is measured. Typical values for the tip spacing range from 
0.5 to 1.5mm. If the sample being measured can be considered semi-infinite (i.e. the 
thickness, width and length of the sample are each much greater than the tap spacing) 
then the resistivity can be calculated using [29] 
p = 27s I 	 (2.2) 
However, this technique is commonly used to measure samples which are not 
semi-infinite and in that case a correction factor F is added to the equation to correct 
for the sample geometry [28, 30,31]. 
2.1.2 Sheet Resistance 
Most applications of the four-point probe technique for testing materials in a 
microfabrication environment represent a special case where the thickness t of the 
conducting material is much less than the tap spacing. In this case, the equation for 
resistivity can be reduced to 
7t AV 4.532t- 
AV 	
(2.3) Pyj 	Ij 
For example, this will apply to wafers coated with a thin film of aluminium or a diffused 
or implanted conducting layer at the surface. Because of the difficulty in measuring 
the thickness of such a conducting layer they are often characterised by their sheet 
resistance R8 which is expressed in units of ohms per square. The sheet resistance is 
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calculated from four-point probe measurements as 
7r AV 
(2.4) 
The sheet resistance represents the resistance of a square area of conducting film (i.e. 
w = 1). The resistance of a bar (as shown in figure 2.1) of this material can then be 
found by multiplying the sheet resistance by l/w. The sheet resistance of a sample 




where k is a correction factor which depends on the shape of the sample and the 
positioning of the probe tips [31]. 
The four-point probe technique is typically only useful with large uniform samples 
where the correction factors for the geometry and probe positions of each measurement 
are well known. This requires large unpatterned areas which may be undesirable in a 
microfabrication process. However, it has recently been demonstrated that the sheet 
resistance can be extracted from a small area of silicon film by reconciling the electrical 
measurements with the results of computer simulations of similar test geometries [32]. 
2.1.3 Van der Pauw Structures 
A more practical method of measuring the sheet resistance of a thin film, given that the 
sample is too small for the FPP technique, is to use a van der Pauw type test structure. 
Van der Pauw developed a method for measuring the resistivity (or sheet resistance) of 
an arbitrary shaped thin film sample with four contacts along the sample boundary [33, 
34]. The method requires that the contacts be small, tending towards point contacts, 
and the sample material be homogeneous in thickness and resistivity. If the sample is 
as illustrated in figure 2.3 with contacts A, B, C and D then R(ABCD)  is defined as 
VD — VC 
R(AB,CD) = 	 (2.6) 
'AB 
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Figure 2.3: Van der Pauw resistivity test structure with arbitrary shape and contact 
placement. 
It should be noted that "Vi"  is the voltage, relative to ground, measured at contact "X" 
whereas "Ixy"  refers to conventional current forced in terminal "X" and out of terminal 
"Y". This notation is used from now on in this thesis. If R(BC,DA)  is defined similarly 
then 
exp(—R(AB,CD) rt —) +exp( — R(Bc,DA) 7t--) = 1 	 (2.7) 
P 	 p 
which can be solved numerically to find p. 
If the sample has 900  rotational symmetry and the contacts are equally spaced around 
the boundary then R(ABCD) = R(BC,DA) and the formula reduces to 
-irt 
p = 1(2) R(ABcD) 	 (2.8) 
This is similar to equation (2.3) for the resistivity extracted with a four-point probe 
technique and can of course be changed to an expression for sheet resistance by dividing 
both sides by t as in (2.4). 
Using equation (2.8) as a starting point is is possible to derive an alternative form of 
the general van der Pauw formula (2.7) 





where f is a correction factor which is a function of the ratio 'r = R(AB,CD)/R(BC,DA) 





T' + 1 
= exp f 	} 	(2.10) 
2.1.4 Greek Cross Structures 
One of the main sources of error in van der Pauw measurements is that the contacts 
are non-ideal and have a finite size [35]. Van der Pauw found that the effect can be 
reduced by using a "clover leaf" shaped sample as shown in figure 2.4. 
VD vc  
Figure 2.4: Van der Pauw resistivity test structure with clover leaf shape to reduce the 
error caused by non-ideal contacts 
These measurement techniques and structures were developed for the measurement 
of the resistivity of large discrete samples of semiconductor materials. The next 
development in this field was the evolution of structures which could be made using 
standard microfabrication techniques, and on the same scale as microelectronic devices, 
in order to measure the sheet resistance of thin films or diffused layers. The Greek cross 
sheet resistor is a special case of the four-terminal van der Pauw structure which meets 
these requirements [36-38]. The layout of such a structure is illustrated in figure 2.5. 
References [36] and [38] describe methods for the numerical analysis of the geometry 
of such a structure. It has been demonstrated that the sheet resistance error is 
dependent on the ratio of the arm length L to the arm width W. Provided that L/W > 1 






Figure 2.5: Greek cross four-terminal sheet resistance test structure. 
recommend that L > 2W [39,40]. 
Initial experimental results for these structures were published in reference [37]. 
Although extraction of sheet resistance from an ideal structure would only need 
one resistance measurement in practice four measurements are required, two at the 
"zero-degree" measurement position 
Ro(+I) = VD — VG (2.11) 
'AB 
I) 	
VC — VD Ro (-  = (2.12) 
'BA 
and two at the "ninety-degree" orientation 
R90  (+I) - VC — VB (2.13) 
- 'DA 
R90 (-  I) - VB — VC (2.14) 
- 'AD 




Rs 	f < I 
'zrR(±I)  1 
z 
ln(2) 1 	 (2.15) 
As in equation (2.9) f is a correction factor for asymmetry in the structure and is 
calculated using (2.10) where 
r— Ro (+I) + Ro (—I) 
- R90 (+I) + R90 (—I) 
(2.16) 
The asymmetry is quantified in reference [37] with the asymmetry factor FA which can 
be calculated from r using 
FA=21 	 (2.17) 
The paper also compares values of FA and the corresponding correction factor f, 
showing that for FA < 10.74% (0.1074) the correction required (1 - f) will be less than 
0.1% of the uncorrected value, effectively reducing the equation for sheet resistance to 
Rs = 7R 	 (2.18) ln(2) 
where R is the average resistance denoted R(+I) above. 
The reason for taking two measurements at each orientation with the current directions 
reversed is that it will highlight any measurement offsets in the test equipment (see 





Small values of F0 indicate that the measurement is not greatly affected by offset 
voltages in the test system being used. 
It is interesting with such a structure to look more closely at what is actually occurring 
during the measurement and this can be done through computer simulation and 
visualisation. A Greek cross structure with W = 1/1m and L = 2pm has been simulated in 
two dimensions using the interconnect simulation package Raphael (see section A.3.2). 
The structure is divided up into a grid and the potential difference and current are 
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calculated for each node in the grid as part of the simulation. Figure 2.6 shows the 
results of plotting contours of equal potential in a simulated Greek cross structure. 
The structure is being measured by forcing a current between terminals A and B, and 
measuring the voltages at C and D. 
Dsiarico (Microns) 
Figure 2.6: Equipotential contours in a Greek cross structure. The contour spacing is 
5OmV, running from iVat terminal  to OVat terminal  
This shows that the potentials being sensed at terminals C and D are the same as those 
found in the internal corner of the cross between the force terminals A and B. The 
result of this is that the Greek cross structure measures the sheet resistance of this small 
area of the conducting film and will be affected by any short range non-uniformities of 
resistivity. Interconnect materials such as polysilicon, aluminium and copper have a 
grain structure and the material resistivity can vary from grain to grain. Reference [41] 
presents the results of simulations of the effects of grain structure on a number of 
different cross geometries. It was found that the variability of the value of R8 extracted 
from a Greek cross increases as the size of the cross, and therefore the area where the 
measurement occurs, decreases towards the grain size. A similar effect can be achieved 
by altering the geometry of the structure to give a box or quadrate cross [36] as this 
again increases the area over which the measurement is made. Figure 2.7 shows the 
voltage contours observed in a simulated box cross structure. It is clear that the voltage 
is being sensed over a much larger area and will provide an average value of sheet 
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resistance for the box section of the cross. 
C 
LJsLC)roe (Microns) 
Figure 2.7: Equipotential contours in a box cross structure. The contour spacing is 50m\i 
running from IV at terminal A to OV at terminal B 
A further issue with these structures is current crowding which can occur in the internal 
corner between the forced terminals of a small Greek cross. The scalar values of current 
at each node in a simulated structure can be plotted as contours in the same way as 
the potential. The current density is highest where the voltage contours were closest 
together as can be seen for both a Greek and a box cross structure in figure 2.8. 
In both structures the highest currents are observed at the the internal corners between 
the forced terminals. If the current density in these areas becomes high enough this 
can affect the measurement especially in a Greek cross where the voltage is actually 
being measured in this area of maximum current. High currents in narrow armed 
crosses can also lead to joule heating which will change the resistance of the conducting 
film [42, 43]. Reference [44] presents results showing that there is an optimum value of 
current which gives the highest measurement repeatability. If it is too low the resolution 
of the voltmeter will limit the accuracy whereas too high a current will tend to cause 
the effects which have been discussed above. Therefore it is important that the correct 
test structure and measurement strategy are chosen for each application or process. 
Greek cross structures and variants such as the box cross are widely used in the 
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(a) Contours of current for a Greek 	 (b) Contours of current for a box cross 
cross structure. 	 structure. 
Figure 2.8: Simulated measurements of cross type sheet resistance structures. Current is 
forced between A and B, and the voltage is measured at C and D. 
characterisation of thin film sheet resistances. In particular, they are an integral 
part of the structures used to measure electrical linewidth, as described in the next 
section [45, 46]. The small size and the fact that no dimensional information is required 
for the measurement means that cross type sheet resistance structures have been widely 
used for a range of different applications [20,47-54]. Adaptions to the structure 
have also allowed the measurement of vertical sheet resistance for layer thickness 
measurements [55, 56] and, more recently, the thermal sheet resistance of materials 
used in microsystems fabrication [57] 
2.2 Linewidth Measurement 
The measurement of linewidth or Critical Dimension (CD) is essential for the 
characterisation and control of lithographic and etching processes in microfabrication. 
There are four main methods of measuring linewidth; optical, scanning electron or 
scanning probe microscopy, and electrical measurement. This section will look at each 
in turn but will focus mainly on electrical linewidth measurements as these form a 
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2.2.1 Optical Linewidth Metrology 
There are a number of different methods for optical CD measurement. In a video 
scan system an image of the feature being measured is obtained using a digital video 
camera connected to a microscope. This image is manipulated to provide a profile of 
the intensity of reflected light across the feature from which a value of the linewidth 
can be extracted. A similar profile is produced by a slit scan system where the sample 
is illuminated through a narrow slit which is stepped across the feature. The reflected 
light intensity is measured by a photodetector and plotted against the slit position. In 
both these cases the linewidth is measured by applying a threshold which defines the 
line edges as illustrated in figure 2.9(a). Laser scanning is a further method for optical 
CD measurement where the beam from a laser is scanned across the sample and scatters 
off the line edges producing an intensity signal in a photodetector mounted alongside 
the microscope objective. This system produces an intensity profile with two peaks at 
the line edges as is shown in figure 2.9(b). 
(a) Optical CD measured by applying a 	 (b) Optical linewidth measurement in 
threshold to a light intensity profile 	 a laser scan system. 
Figure 2.9: Light intensity profiles produced by different optical metrology systems 
illustrating measurement techniques. 
Optical measurement of linewidth is becoming less useful as feature sizes reduce 
because it is limited by the wavelength of the light being used. However, it is still 
the first choice for metrology on large features and there are developments using 
deep ultra-violet light sources or near-field microscopy which could lead to it being 
used in sub-micron process control [13, 58].  In addition there are methods which 
use the scattering of laser light from diffraction gratings [59] and from digital 
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holograms [60-62] to measure the dimensions of the features which make up the 
diffractive structures. This can enable a measurement resolution well below the 
wavelength of the light being used. 
2.2.2 Scanning Probe Microscopy 
Scanning probe microscopy covers a range of different systems but the most common 
is the Atomic Force Microscope (AFM) because, unlike the scanning tunnelling 
microscope, it can be used to image both conducting and insulating surfaces. [63, 64] 
The AFM consists of a micromachined probe tip suspended on a cantilever and a 
measurement system which can detect the vertical position of the probe. When the 
tip is brought into close proximity to the sample surface it experiences van der Waals 
forces and the cantilever is deflected. The distance between the probe and the surface 
determines the direction of the force. In contact mode the tip is close enough to be 
repelled from the surface while in non-contact mode the separation is greater and the 
force is attractive. The forces are generally greater and therefore easier to measure 
in contact mode but the tip or the sample can be damaged if they are too great. A 
third mode of operation is intermittent contact or tapping mode where the cantilever 
is driven to vibrate at its resonant frequency and the tip is tapped across the surface. 
This is less likely to damage the surface than contact mode and is capable of resolving 
a greater range of surface topography than the non-contact mode [65]. 
The shape of the profile returned by the AFM is affected by the shape of the probe tip 
used as is shown in figure 2.10 [66]. 






Figure 2.10: Schematic diagram illustrating atomic force microscopy and showing the 
effect of probe shape on the profile which is produced. 
The use of an AFM for metrology of high aspect ratio, microfabricated features is made 
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difficult by these interactions between tip and sample. The effect can be lessened 
by focused ion beam milling of a standard tip to produce a sharpened probe as in 
reference [67].  This sharpening will allow the imaging of high aspect ratio features but 
the shape of the probe will still affect the profile of feature edges and for that reason 
it is desirable to be able to measure the tip shape. Reference [68] describes the use of 
polysilicon features with undercut sidewalls to extract the tip shape. It was found that 
the same attractive forces which allow the non-contact AFM mode can cause a slender 
probe tip to bend towards the side of a feature affecting this measurement. Therefore 
the sharpened tip should quickly widen to a thicker, stiffer section. An example of 
focused ion beam sharpening of a silicon AFM probe tip can be seen in figure 2.11. 
(a) Before sharpening. 	 (b) After sharpening. 
Figure 2.11: SEM images of micromachined silicon AFM probe tips before and after 
focused ion beam sharpening. 
Although the resolution of an AFM system can reach the atomic scale with the right 
tip, performing a measurement is very slow. For this reason it is not a good choice in 
process control settings where large numbers of measurements are required. 
2.2.3 CD-SEM 
A scanning electron microscope uses a focused beam of electrons to produce an image 
of a sample surface [69]. The first stage in an SEM column is the electron gun which 
consists of an electron source (cathode) and a pair of electrodes (grid and anode) which 
extract and accelerate the electrons. The electron source was originally a thermionic 
cathode, like that found in a cathode ray tube display, but many modern SEM systems 
now use field emission arrays [70]. The beam then passes through one or two sets of 
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electron lenses and apertures which condense the beam and control the incident beam 
current. In the final stage a set of scan coils deflect the beam to scan it in a raster 
pattern across the sample and a final objective electron lens focuses the electrons to a 
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Figure 2.12: Schematic cross section through a standard SEM column showing the 
important elements. 
When the beam hits the sample surface it produces secondary electrons (SE) and 
back scattered electrons (BSE). The low energy secondary electrons are detected by 
a collector in the side of the sample chamber while the high energy back scattered 
electrons require a group of detectors arranged around the objective aperture. These 
detectors produce separate signals proportionate to the amount of SE or BSE produced 
by the interaction between the electron beam and the sample. These signals, along the 
raster signal being used to drive the scan electrodes, are used to produce the image of 
the sample surface. A different image will be obtained depending on whether it is the 
SE or BSE signal that is used to produce it. 
Linewidth measurement with an SEM is similar to the optical techniques previously 
discussed in that an intensity profile across the feature being measured is extracted from 
an image and this is analysed to provide a value of CD. However it is considerably more 




being scanned - so that a metal line, for example, appears brighter than surrounding 
oxide - but also on the topography of the surface. Line edges show up brightly in an SE 
image and can lead to uncertainty in resolving the line edge. An example of this effect 
can be seen in figure 2.13 which shows a CD-SEM image of a chrome line on a quartz 
mask. Reference [71] describes the differences between SE and BSE images used for 
CD measurement. BSE measurements do not display the same peaks at the edge of the 
features and the linewidth returned is slightly lower than the SE results. In addition 
this paper suggests that the precision of BSE measurements is higher than those made 
on SE images. The extraction of linewidth from the intensity profiles is very similar to 
the optical methods where a threshold is applied to the measurement results. 
Figure 2.13: SEM micrograph of a chrome track with a nominal width of O. 7m showing 
increased brightness at line edges. 
There are a number of problems with SEM linewidth measurements. The electron 
beam scan can cause contamination of the sample, in particular causing carbon to 
be deposited over the area being imaged which can increase the effective linewidth. 
This is a particular problem in photomask metrology where it could have severe 
effects on the usefulness of the mask [72]. The second major problem with SEM 
metrology is charging of insulating samples which leads to problems with measurement 
repeatability [22]. It is possible however to lessen these effects through the use of 
a automated control system such as that described in reference [73]. This method 
served to reduce the 3o- repeatability to about lOnm over 20 repetitions of the 
measurement. Regardless of these problems CD-SEM metrology is typically the first 
choice for sub-micron, photolithographic process control because it can be used to 
measure developed photoresist before any further processing occurs [74]. 
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2.2.4 Electrical Linewidth Measurement 
Electrical measurement of linewidth differs fundamentally from the other measurement 
techniques described above in that the attribute being measured is the conducting width 
of the feature rather than the physical width. Hence, this method is limited to the 
measurement of conducting features but if it is being used for interconnect metrology 
the effective electrical width of the track is the most important parameter. The standard 
method for the measurement of Electrical CD (EGD) uses a test structure known as 
the cross-bridge sheet resistor which is a combination of a Greek or box cross and a 
four-terminal bridge resistor [45,46, 75-80]. A schematic diagram of such a structure 
is shown in figure 2.14. 
Figure 2.14: Schematic diagram of a cross-bridge electrical lirtewidth test structure 
The electrical width Wb of the bridge resistor section between terminals B and F is 
Wb = RSLb 
Rb 
(2.20) 
where Lb is the length of the bridge in figure 2.14 and R8 is the sheet resistance of the 
material which is extracted using the Greek cross section as in section 2.1.4. In order to 
measure the bridge resistance Rb a current 'DE  is forced between terminals D and E and 
the voltage VBF measured between terminals B and E As with the cross measurements 
described previously, the measurement is repeated with the current reversed and the 
average resistance calculated using 





The resulting value of Wb from equation (2.20) is the average value of the conductive 
width of the bridge section. 
There are a number of assumptions made in these calculations. First of all it is assumed 
that the value of sheet resistance extracted from the Greek cross applies to the whole 
of the structure. It should be noted that any error in the sheet resistance (Rs) in 
equation (2.20) will be directly translated into an error in the linewidth. In other words 
the accuracy of the sheet resistance measurements must be the same or better than 
that required from the linewidth measurement. This may be limited by the resolution 
of the voltmeter used in the Greek cross measurement [43]. In addition to these 
problems certain processes such as copper damascene interconnect fabrication can lead 
to non-uniformities in the thickness, and therefore the sheet resistance, of the features 
leading to errors in the measurements [81]. 
The second assumption is that the length of the bridge section Lb is the designed length 
between the centres of the voltage taps. However this is complicated by the effect 
of the taps which effectively widen the bridge and lead to an over-estimation of the 
value of linewidth [82-84]. The effect of this tap induced error can be minimised, 
so that no correction is required, by following design rules for the dimensions of the 
structure [39, 40]. The design rules are as follows: 
Lb > 15Om 
Lb > 20W,, 
Wb > Wt 
where Lb,Wb and W, are the important bridge dimensions shown in figure 2.15 
Figure 2.15: Schematic diagram of a bridge resistor showing the important dimensions. 
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2.2.4.1 Accounting for Finite Tap Width Effects 
In certain processes the design constraints on the structure layout given above may 
be undesirable. For example, if the uniformity of the sheet resistance cannot be 
guaranteed then the length of the bridge may have to be shorter than the design rules. 
Reference [83] describes a modified test structure which can measure the effect of 
the voltage taps and correct for them in the measurement of a short bridge section. 
Figure 2.16 shows the layout of such a structure. 
LbJ 	 LbJ 	42 
Figure 2.16: Linewidth test structure which allows the extraction of the effect of the 
voltage taps on the measurement of the bridge section Lb2. 
The bridge sections of length Lbl can be used to extract the effective change in the 
length of the line (5L) caused by a voltage tap. The effective length of the short bridge 
section is then Le = Lb2 - 5L and the equation for linewidth becomes 
e 
Wb2= R8L  
1tb2 
(2.22) 
2.2.4.2 Proximity Effects 
The proximity of features in a lithographic process has a significant effect on the printed 
size of those features. Cross-bridge linewidth structures with arrays of dummy features 
surrounding the measured bridge section can be used to show that the ECD increases as 
the separation of the dummy tracks decreases [22].  A similar structure intended for use 
in the characterisation of proximity effects in electron beam lithography can be seen in 
figure 2.17 [85]. 
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Figure 2.17: Layout of a test structure used to investigate proximity effects on linewidth. 
The sheet resistance of the material is measured using the Greek cross at the centre of 
the structure. The widths of the simple bridge structure (We) and the structure with 
the dummy bars (Wb) can then be measured as in the standard cross-bridge and the 
proximity induced change in linewidth zW is calculated using 
AW = W, - W 	 (2.23) 
The results obtained from this structure showed that AW varied from 0.11 to 0.58 pm 
as the dummy bar spacing S was decreased from 3 to 1.5 pm. Other test structures 
for the measurement of proximity using a modified cross-bridge can be found in 
references [85-88] 
2.2.4.3 Line Spacing and Pitch Measurement 
Another of the many possible variations on the cross-bridge linewidth structure is the 
split-cross-bridge resistor which can be used to measure the spacing between narrow 
lines in addition to measuring sheet resistance and linewidth. The layout of such a 
structure can be seen in figure 2.18 [82]. 
This structure has two bridge sections of length Lb and L8, the first of these has the 
width Wb = 2W + S. The second bridge is split into two channels of width W and 
the effective conducting width is W8 = 2W. Once both sections have been measured 
electrically the spacing S between the lines in the split bridge can be calculated as S = 
Wb - W8. Finally the pitch of the split bridge tracks can be calculated as P = W + S. This 
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Figure 2.18: Split-cross-bridge test structure which can be used to measure R, Wb, W 
and S. 
can then be compared with the drawn pitch from the mask used to print the structure. 
These figures should be identical (taking the magnification of the lithography system 
into account) and so this can be used to confirm the electrical measurements. 
2.2.5 Comparison of CD Measurement Techniques 
It is interesting to compare the different measurement techniques used to extract 
linewidth and there are a number of sources in the literature which do this. 
Reference [89] compares the results obtained by measuring the same structures in 
three different way: by optical metrology, by extracting the EGD and using a CD-SEM 
system. The optical system used the slit scan technique and was found to have a 
measurement uncertainty of about 65 nm which is more than 15% of the narrowest 
feature size measured (0.4m). The ECD measurements have a very good repeatability 
with the standard deviation of a set of measurements made on a single structure 
being less than mm. However, the total uncertainty must take into account possible 
errors in R8 and the bridge length as described above. This means that the electrical 
linewidth results have a possible error of about 0.007m on a 0.5m line. This paper 
did not present an estimation of the uncertainty in the SEM measurements but the 
precision of the system is about 5nm at a magnification of 100,000x. This paper also 
compares the differences in linewidth extracted from each system. The results from 
the optical and SEM measurements agree very well and show a difference of about 
10-12 nm. There are significant differences between the optical/SEM results and those 
extracted electrically. The differences here are about 80-90nm. This is to be expected 
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as the electrical technique does not measure the physical width of the feature. Instead 
it extracts the average conducting width of the track. This concept is examined in 
more detail in chapter 4 which looks at the use of standards to calibrate dimensional 
measurements. 
Reference [90] also compares optical and electrical measurements and finds an offset 
of 65-90nm depending on the structure material. Reference [91] emphasises the short 
term repeatability and long term stability of ECD measurements and demonstrates 
the high level of correlation between them and results obtained from a CD-SEM. 
Reference [44] looks at measurements made on single crystal silicon test structures 
(which again are covered in chapter 4) using electrical, SEM and AFM metrology. In 
this case it was found that there was an offset in the opposite direction where the 
electrical results showed the structures to be wider than the physical measurements. 
However, the authors suggest that this may be due to an error in the extraction of sheet 
resistance. 
2.3 Other Resistive Electrical Test Structures 
There are a number of test structure types which are either based on the four terminal 
resistive structures examined in this section or are measured in a similar way. This 
section will briefly describe some of these structures and explain their use. 
2.3.1 The Fallon Ladder 
The Fallon ladder structure is an alternative way to measure the minimum printable 
dimensions in a photolithographic process. It has advantages over the cross bridge 
linewidth structure because it does not need high resolution test equipment to make the 
measurement [92]. The layout of a Fallon ladder structure is illustrated in figure 2.19. 
The minimum value of resolved linewidth can be extracted either by optical 
examination of the structure or through electrical measurement of the structure. The 
resistance of the structure is measured by forcing a current in one end of the ladder 
and out the other end as in the figure. The voltages (V1 and 1/2)  at either end of the 
structure are measured and the total resistance calculated. The value of the resistance 
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Figure 2.19: Schematic layout of a Fallon ladder structure. 
will depend on how many of the rungs of the ladder have been successfully printed. 
The addition or removal of a rung of the ladder will cause an incremental change in 
the resistance of the ladder. The results presented in reference [92] showed that it 
could be used to extract the minimum resolvable linewidth in terms of the stepper 
focus used to print the structures. The results were confirmed by examination of the 
ladder in an SEM. 
2.3.2 Alignment Test Structures 
There are a number of test structures which can be used to measure errors in the 
alignment between successive layers in a process. Figure 2.20 shows an eight terminal 
structure based on the van der Pauw sheet resistance structure which can be used to 
simultaneously extract misregistration in X and in Y between two masking layers [93, 
941. 
Figure 2.20: Schematic layout of an eight terminal alignment test structure. 
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The first mask is used to print the square body of the structure and the arms numbered 
2,4,6 and 8. In the original paper this was a window etched into oxide over a silicon 
wafer. The second mask opens up similar windows to form the other 4 contacts to the 
structure (contacts 1,3,5 and 7). The result is an opening through oxide representing 
the combination of the two masks and this can be ion implanted to create a conducting 
test structure. Finally the arms will have metal pads deposited over them to make 
probeable contacts. The misalignment between the two masks in X is d and in Y 
is d. Through electrical measurement of the structure these figures can be extracted 
using [66] 




d = 0.316w arcsin('yy); "fy — V43/I68-V32/168 (2.25) 
where w is the width of the box section of the structure. The original paper states 
that the accuracy of the measurements made with this method is ±0. 1gm. It is 
also possible that this structure could be used to measure misalignment between an 
implant or diffusion and the first layer of metallisation in a process. The first mask 
would be used to open the area for doping and the second would define the areas of 
metal. Reference [95] describes the application of this structure to the measurement 
of misalignment between different layers in a standard MOS process. It shows that 
the measurement error is about 10% when extracting a misalignment of 0.1jim. The 
conclusion of this paper is that the structure is capable of providing accurate mask 
registration measurements in a VLSI process. 
There are a wide range of other structures which can be used to measure feature 
placement through electrical measurements. The differential linewidth bridge structure 
is fabricated in a single layer of conducting film and measures the overlay between two 
photomasks. The final structure is illustrated in figure 2.21 along with the two mask 
layouts used to print it [48, 77,961. 
This structure can be used to find the alignment error AW by calculating the difference 
between the widths (W1 and W2) of the two bridge structures. The measurements are 
performed in the same way as for a bridge linewidth structure by forcing a current 
between the terminals at either end and measuring the voltages at the other two 
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Figure 2.21: Differential linewidth bridge test structure printed as a combination of two 
mask layouts. 
terminals to get R1 and R2. Then /W is calculated using 
(WI _w2) 	1 /R2 —R1  w =  
2 	
=R8L 	
R1 R2  ) 
(2.26) 
The differential bridge requires a sheet resistance test structure close by to extract R8 
and is subject to all the design rules applied to the bridge section of the cross-bridge 
linewidth structure. As with the original work on the eight terminal structure discussed 
above, this structure cannot be used to measure mask misalignment in a standard 
process because it is fabricated in a single layer of material. However, a variation on 
this structure can be used to measure misalignment between gate polysilicon and active 
area diffusions in a self-aligned MOS transistor process [97, 98]. In this structure the 
first mask will define the active area opening through the field oxide while the second 
will define the gate. The active area is doped by diffusion or implantation and the 
complete structure is illustrated in figure 2.22. 
The voltage-dividing potentiometer and its derivatives are the most widely used test 
structures for the measurement of alignment [96,99-105]. The basic operation of this 
structure is illustrated in figure 2.23. 
The position of the centre voltage tap P3 is found by forcing a current along the 










Figure 2.22: Layout of differential bridge structure for poly to active area alignment 
measurement. 
Figure 2.23: Schematic illustration of the measurement of a voltage-dividing 
potentiometer 






v+v2 	 (2.27) 
The accuracy of this structure will depend on the length of the bridge between the end 
voltage taps. It can be improved by reducing L as this increases the difference between 
V1 and V2 and reduces the effect of the uncertainty present in these measurements. 
The problem with scaling the bridge length in this way is that the effects of finite tap 
dimensions become important as with the bridge linewidth structure. The solution 
to this is to extract the linewidth shortening parameter JL with a structure similar to 




Figure 2.24: Layout of test structure used to measure the tap offset x. 
It was found that there was a systematic error between the drawn and measured 
values of x [100], the source of which was identified as the asymmetrical layout of 
the voltage taps (the central tap (pad B) is connected to the opposite side of the 
structure from the end voltage taps (pads C and D)). The solution is to make the 
structure more symmetrical as has been demonstrated through computer simulation 
in reference [101]. The modified structure has an alignment bridge with all three taps 
on the same side and these taps extend on both sides of the bridge section by at least 
twice the tap width. This is illustrated in figure 2.25. 
Figure 2.25: Enhanced misalignment test structure with symmetrical voltage taps. 
Test structures with a similar layout were printed with fixed values of x and were 
accurately measured with an error of less than lOnm [96, 105]. Reference [103] 
describes the fabrication of similar misalignment test structures which were printed 
in polysilicon using two masks. The first mask defines the basic test structure while the 
second defines the position of the central voltage tap in a similar way to the structures 
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pictured in figures 2.20 and 2.21. The residual errors in the final results obtained in 
this study were less than 11 nm. 
There are a wide range of other test structures which can be used to measure 
misalignment. These include; the triangular transistor [106, 1071, passive and 
active digital alignment verniers [108-111] and the modified wheatstone bridge 
structure [112]. In addition to these electrical methods a technique using laser 
illumination of computer generated holograms has shown that misalignments in a 
single layer of metal can be measured with a resolution of about 0.1,um in a 1[Lm 
process [113-115]. The use of this technique for interlayer alignment metrology is 
theoretically possible but would require extremely accurate knowledge of interlayer 
dielectric thicknesses [62]. 
2.4 Conclusions 
There are a number of methods available for the extraction of the sheet resistance of 
thin conducting layers. The four-point probe is useful for unpatterned films as this 
simplifies the calculations but other sample and probe geometries need to be analysed 
carefully to find the right correction factor. 
The four-terminal van der Pauw method can be used to extract the sheet resistance 
of small, arbitrarily shaped, samples of uniform thickness and resistivity but requires 
point contacts for accurate measurement. The Greek cross is a special case of the van 
der Pauw structure with finite contacts and a scalable geometry which makes it ideal 
for use as a microelectronic test structure. Very small geometry Greek cross structures 
can be strongly affected by short range variations in the material resistivity caused by 
the grain structure of metal or polysilicon. Such structures can be used to quantify this 
variation but in most applications it is undesirable. In such cases a box cross structure 
can be used to extract a mean value of the sheet resistance as the measurement occurs 
over a larger area. 
Measurement of linewidth is very important for the characterisation and control of 
lithographic or pattern transfer processes. The most widely used methods are optical 
and CD-SEM metrology as they can be used to measure developed photoresist before 
any further processing is performed. Both of these methods require a subjective 
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decision about the position of the line edge which can lead to inaccurate results. 
AFM metrology is extremely sensitive but requires careful analysis of the tip shape for 
accurate measurement. In addition the measurements are too slow for use in process 
control and the equipment is very expensive. 
Electrical linewidth measurement is typically performed using a four-terminal Kelvin 
bridge resistor in combination with a cross type sheet resistance structure. It is 
extremely repeatable as well as being relatively cheap and quick but can obviously 
only be used on conducting features. Design rules for this structure require a bridge 
which is much longer than it is wide but in some situations this is undesirable. The 
solution is to add features which can be used to extract the effect of the voltage taps 
on the measurement. This allows the use of short bridge sections without loss of 
accuracy. The basic cross bridge test structure has been adapted to measure many 
different parameters such as pitch and line spacing or lithographic proximity effects. 
The Fallon ladder is an alternative to the cross-bridge linewidth structure which does 
not require high resolution test equipment. It can be used to extract the minimum 
resolution of a lithographic system and can be measured electrically or by optical or 
SEM inspection. 
This chapter has also covered a range of different test structures used to measure the 
overlay between successive lithographic steps in a microfabrication process. The first 
of these is based on the van der Pauw resistor and can be used to measure X and Y 
misalignments as small as 0.1m with an error of about 10%. The differential bridge 
structure consists of two four-terminal bridge resistors. The misalignment in this case 
is the difference between the bridge widths. A variation of this structure can be used 
to measure misalignment between the active area and polysilicon gate layers in a self 
aligned MOS process. 
The final, and most widely used, alignment structure examined in this chapter was 
the voltage-dividing potentiometer. This is again based on the Kelvin bridge resistor 
but, unlike the differential bridge, does not require a value of sheet resistance for the 
measurement. The accuracy of measurements made with this type of structure can be 
increased by reducing the length of the bridge section and adding features which will 
allow the line shortening effects of the voltage taps to be measured. 
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Chapter 3 
Sheet Resistance and Electrical 
Linewidth Measurement of Copper 
Damascene Interconnect 
3.1 Introduction 
The effects of the barrier layer and dishing in copper interconnect lead to extra 
difficulties in measuring sheet resistance (Re) and linewidth when compared with 
equivalent measurements on non-damascene tracks. This chapter examines these issues 
and presents results which quantify the effects of diffusion barrier layers and dishing on 
the extraction of Rs from cross type test structures and the effect this has on linewidth 
measurement. 
3.1.1 The Chemical Mechanical Planarisation (CMP) process 
Advanced interconnect technologies are an essential part of the roadmap for improving 
the performance of integrated circuits [13]. As a result copper is rapidly replacing 
aluminium as the first choice for IC interconnect. Copper has a bulk resistivity of 
about 1.7l-cm compared to 2.7t1-cm for Al [116]. The lower resistivity of copper, 
when combined with the introduction of low-k dielectrics, reduces RC time delays and 
power consumption [117]. Unlike aluminium, copper cannot be easily patterned using 
a subtractive process such as reactive ion etching and so a damascene metal process 
with CMP is used instead. A disadvantage of copper is that it will diffuse quickly into 
silicon and Si02  and can damage devices if it reaches the substrate. Consequently a 
protective barrier layer, consisting of a metal such as tantalum, must be employed. A 
typical copper interconnect process is illustrated in figure 3.1 [118, 1191. 
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Figure 3.1: Typical copper damascene process: (a) Etch tracks in inter-layer dielectric; (b) 
Deposit barrier layer Ta-PVD; (c) Deposit copper seed layer by PVD/CVD; (d) 
Copper deposited by electro-plating; (e) 1st CMP polish - selective towards Cu, 
stops on barrier layer; (f) 2nd CMP polish - removes Cu and Ta at same speed, 
removes barrier layer 
3.1.2 Copper Damascene and Test Structures 
Resistive electrical test structures used to measure the linewidth of conducting tracks 
assume a homogeneous layer of conducting material. This is not the case for copper 
damascene interconnect because of the requirement to use barrier layers. Figure 3.2 
shows a schematic cross-section through two copper tracks with barrier layers and it is 
clear that as the width of the copper track decreases the percentage contribution of the 
barrier layer to the sheet resistance increases. For example, a tantalum diffusion barrier 
has a higher resistivity than copper (PTa 	13Q-cm [116]) and a simple calculation 
based on the cross-sectional area can be used to calculate the resistance of a track [53]. 
Figure 3.2: Cross-section of copper damascene tracks of different widths. As the width of 
the copper line decreases the relative contribution of the sidewall barriers to 
the track resistance will increase. 
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Another effect of the damascene process which can affect the resistance of a copper 
track is dishing. This occurs because the copper is softer than the surrounding dielectric 
and is removed more quickly. The CMP polishing pad deforms into the recess and 
removes more copper from the track making it thinner in the centre as is illustrated in 
figure 3.3. 
Dishing 
Cu 	 Cu 
Oxide 
Figure 3.3: Schematic cross section through two metal damascene lines which have been 
dished by the CMP process 
The amount of copper which is removed is a function of the track width [120, 121]. 
Figure 3.4 shows the results of Atomic Force Microscope (AFM) profile measurements 
which were made on copper damascene lines and demonstrates that the level of dishing 
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Figure 3.4: AFM profiles of the surface of three copper tracks with linewidths of 2.51Lm, 
10m and 20m. The widths have been normalised in order to aid 
comparison. 
Any reduction in the cross sectional area of a track will increase its resistance. In order 
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to electrically measure the linewidth of a conducting track the effective sheet resistance 
of the material must first be determined. This parameter is normally measured using 
either a Greek or box cross like those shown in figure 3.5. The method used to extract 
sheet resistance from such structures is described in section 2.1.4. 
IA 	 I 
Figure 3.5: Schematic plan views of Greek and box cross structures used for RS extraction. 
These test structures are commonly used because no dimensional information is 
required in the measurement of sheet resistance. However, Greek and box crosses 
will be affected by the diffusion barrier layer and the pattern dependent effects of 
dishing. Any error in the value of R8 extracted using a cross sheet resistor will directly 
translate into an error in the value of linewidth calculated using that sheet resistance. 
Reference [53] discusses many of the issues associated with characterising copper 
interconnect using electrical test structures. The purpose of the work presented in this 
chapter is to quantify some of these effects through simulation. 
3.2 The Effects of Barrier Layers and Dishing on the 
Measurement of Sheet Resistance and Electrical 
Linewidth 
This section examines each of the damascene process issues in turn and describes the 
simulations that have been performed to determine their effect on the performance of 
sheet resistance test structures. This information is then used to investigate how errors 
in the extraction of sheet resistance affect electrical linewidth measurement. Finally, 
simulations of test structures which model the effects of both diffusion barrier layers 
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and dishing together are described and the results presented. 
3.2.1 Barrier Layer Effects on Rs Measurement 
The first question that needs to be answered is the exact effect that the barrier layer 
has on the extracted value of R8. The structure of the Greek cross used to perform this 
task is shown in figure 3.6. In this case the thickness of the tantalum barrier layer on 
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Figure 3.6: Plan view of a Greek cross test structure for simulation of barrier layer effects. 
The 3-D interconnect simulator Raphael (see section A.3.2) was used for the following 
analyses with the material resistivities set to 1.7pl-cm for the copper core and 13l-cm 
for the barriers. Figure 3.7 shows a schematic cross section through a copper track 
which indicates the important dimensions associated with the barrier layers. 
For the following simulations the horizontal barrier width Wbh is 50nm and the copper 
thickness Tc is 0.45m giving a total line thickness TL of 0.5jm. These values are 
same for all of the test structure simulations so a sheet resistance for the central part 
of the track, without the sidewall barrier layers, can be calculated. Using the values 
for pc,, and PT,,  given previously the sheet resistance of the copper core in combination 
with the horizontal barrier layer (Rs(c+bh)) was calculated to be 0.037Q/EIi. 
Greek cross test structures were simulated for a range of different sidewall barrier 
widths (Wb) from 25nm to lOOnm and for linewidths (WL) from 0.3m to 5gm. Box 
cross test structures where the box side was 10irn were also simulated with a sidewall 
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Figure 3.7: Schematic cross section through a copper track with barrier layers showing 
the important dimensions. 
barrier thickness of 50nm. The width of the voltage taps in the box crosses varied 
over the same range of linewidths used for the Greek cross simulations. The grids 
for these simulations were set to have 1.5 million nodes but the software controlled 
grid generation resulted in the actual figures being lower, usually in the range of 1-1.4 
million grid points. In each simulation two adjacent terminals are designated as the 
contacts through which the current will be forced. One of these contacts is grounded 
and the other has a voltage applied to it so that a current will then flow between them. 
The voltage, with respect to ground, is then measured at the other two terminals. The 
potential difference between these two measurements (V) is then used, along with the 
forced current (I), in equation (2.18) with R = V/I, to calculate the sheet resistance. 
Each simulation takes about two hours to run on a Sun Ultra 10 workstation and the 
results are presented in figure 3.8. 
For large values of WL the sheet resistance extracted from the simulated structures 
is close to the value of Rs(cu+bh).  This indicates that the the effect of the sidewall 
barriers on the measurement is minimal and that the majority of the current flowing 
is in the highly conductive central region of the cross. The sheet resistance which is 
extracted is that of the copper core and the horizontal barrier layer. As the linewidth is 
reduced the difference between Rs(cu+bh) and the sheet resistance extracted from the 
cross structure increases. This is because more of the current is beginning to flow in the 
vertical barrier layers. As would be expected the onset of this condition will depend on 
the value of the sidewall barrier thickness and the resistivity of the barrier material. 
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Figure 3.8: Extracted sheet resistance versus linewidth for simulated Greek and box cross 
structures with barrier layers. 
If a sheet resistance error of more than 1% is considered to be significant then the 
minimum linewidth for each value of Wb3 can be determined. These figures are 
presented in table 3.1. Note that the "Error" is the percentage difference between the 
extracted sheet resistance and the specified value of Rs(CU+bh). 
Wb ( sum) WL (,um) Error 
0.025 0.3 0.4% 
0.05 0.4 0.87% 
0.075 0.6 0.91% 
0.1 0.8 0.94% 
Table 3.1: Minimum value of cross arm width WL where the error in the extracted sheet 
resistance is less than 1 %for each of the sidewall barrier widths Wb, simulated. 
Even at the minimum linewidth of 0.3km the error in R8 is less than 1% for the Greek 
cross simulations with Wb3 = 25nm. From the other results it can be determined that 
the error will be less than 1% provided that WL > 8Wb5 and the resistivities of the 
copper core and the barrier layers are the same as those used in the simulations. By 
taking into account the ratio of these resistivities a more general expression can be 
developed: 
WL > 61.2 PCU Wb, 	 (3.1) 
Pb 
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where Pb  is the resistivity of the barrier material. The sheet resistances extracted 
from the box cross structures were all within 1% of Rs(c+bh).  This was expected 
because only the width of the voltage taps was varied. From these results it is clear 
that to accurately measure the sheet resistance of copper over an underlying barrier 
layer, either a box cross structure or a Greek cross which meets the condition given in 
equation (3.1) should be used. 
3.2.2 Barrier Layer Effects on Linewidth Measurement 
Electrical Critical Dimension (ECD) or linewidth is usually measured using a bridge 
type, four-terminal test structure [39]. This involves the measurement of the resistance 
RL of a line of known length L. For the purposes of the work described here the 
value of RL has been calculated by considering the cross section through a damascene 
copper track as represented in figure 3.7. The length of the line was set to be lOOjnn 
when calculating the resistance. The sheet resistance R5 is found from a cross type test 
structure and the electrical linewidth WL is calculated using equation (2.20). It was 
shown in section 3.2.1 that the sheet resistance of copper over a horizontal barrier layer 
(Rs(c+bh)) can be extracted accurately from a box cross structure or a Greek cross with 
wide arms. If the metal line being measured has the same sheet resistance then it is 
possible to extract the linewidth with a similar accuracy. Unfortunately the presence of 
sidewall barrier layers means that the sheet resistance is not uniform across the width of 
the track. In order to achieve an accurate measurement of linewidth from a damascene 
track with sidewall barriers a method for determining the equivalent line resistance 
of a track with the same width but a constant sheet resistance Rs(cu+bh)  has been 
developed. The effect of this procedure is illustrated in Fig. 3.9 which shows vertical 
cross sections through tracks with and without sidewall barriers. The resistances of the 
tracks are RL and Req respectively. 
The resistance difference between the original track and the equivalent uniform line is 
the resistance of the two sidewall barriers plus the effect of reducing the central core of 
the track by 2Wb. It is possible to define a modification factor RSW which will allow 
the calculation of Req by subtracting it from the line resistance. R5w  is the difference 
between the resistance of the track with sidewall barriers and that of the equivalent 
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Figure 3.9: (a) Cross section through a copper damascene track. (b) Equivalent cross 
section for a track with a uniform sheet resistance. 






and because RL > Req it will have a negative value. 
The value of Rsw will depend upon the sidewall barrier width Wb which was 
defined as a constant in the simulations described in section 3.2.1. This assumption is 
reasonable for the barrier widths and feature sizes considered here but does not hold 
for narrower lines where a shadowing effect can reduce the barrier thickness [53]. 
This being the case R5w does not vary with linewidth and it is therefore possible to 
calculate its value using 
Rw1 Rw2  
2Rw2 - Rw1 	
(3.3) 
where Rw1  and Rw2 are the resistances of copper damascene lines with widths Wi 
and W2 where W2 = 2W1. For example, if Wb = 0.05m and TL = 0.5im then 
the resistance of a 1tm wide line is Rw1 = 4.072 and the resistance of a 2im track 
is Rw2 = 1.945, where length L = 100m. This results in R8w having the value 
—43.461ft 
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R8w can now be used to calculate Req by rearranging equation (3.2) to give 
Req = 
 
(RL: - R8w) 	
(3.4) 
For example, the sheet resistance extracted from the Greek cross simulation with Wi, 
equal to 1pm was 0.0371/L1 and if this is used in equation (2.20) with RL = Rw1  the 
electrical linewidth (WL) will be 0.9121pm which is in error by more than 8%. If the 
line resistance is modified using equation (3.4) then a new value of linewidth can be 
calculated. In this case WL( eq) = 0.9975pm which reduces the error to 0.25%. Similar 
calculations have been performed using the results of the test structure simulations 
described in section 3.2.1 and the linewidth error results are presented in figure 3.10. 
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Figure 3.10: Electrical linewidth measurement error versus actual linewidth for test 
structures with diffusion barrier layers of different widths. 
This shows the same trends seen in figure 3.8 which is to be expected. It can be observed 
that as the barrier width increases, the errors at low values of linewidth also increase. 
It should be noted that the box cross is insensitive to the actual linewidth and, provided 
there is no dishing, should be used in preference to a Greek cross. 
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3.2.3 Dishing Effects on R5 Measurement 
Equation (3.1) gives the conditions that are required to extract the copper over barrier 
layer sheet resistance using a Greek cross where the damascene metal is assumed to 
have a rectangular vertical cross section. Unfortunately, the CMP process also affects the 
sheet resistance of conducting tracks through dishing and it is important to quantify the 
effect of this on the extraction of R8. Figure 3.11 is a schematic cross section through 
a dished track and indicates the important variables used in the model described in 
reference [122]. 
Figure 3.11: Schematic cross section through a dished damascene track. 




The variable a is the ratio of the metal thickness at the centre of the dished line to the 
ideal thickness, t, 
(3.6) 
The dishing model also provides equations for a in terms of the feature width W at two 
different CMP endpoint conditions. These are, for a nominal polishing time 
a = 0.32e- 0.008W + 0.65 	 (3.7) 
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and for a 25% overpolish: 
= 0.68e 01081" + 0.22 	 (3.8) 
In the simulations that follow dishing has been approximated with a stepped cross 
section, as shown in figure 3.12, rather than a smooth curved surface. 
w 
Figure 3.12: Schematic cross section through a dished damascene track showing the 
stepped approximation of dishing used in the simulations. 
The first set of simulations which were performed using this model of dishing were 
Greek and box cross test structures modelled in two dimensions. With no vertical (z) 
dimension the change in the thickness of the conducting material due to dishing is 
approximated as a change in the sheet resistance. This results in the middle of the 
damascene structure, where the copper is thinnest, having a higher sheet resistance 
than the edge. Figure 3.13 shows a plan view of a Greek cross structure demonstrating 
the way that the sheet resistance changes across the structure to model the effect of 
dishing. 
Greek and box cross test structures with voltage tap widths ranging from 1im  to 5irn 
have been simulated and sheet resistances extracted using the method described in 
section 2.1.4. Only structures using the 25% overpolish condition have been simulated 
in 2-1). The grids used for these simulations were set to have 0.5 million nodes though 
the actual number varied depending on the structure. The results of the simulations 
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Figure 3.13: Schematic plan view of a Greek cross with a linewidth of 5,urn simulated in 
2-D. The sheet resistance of each part of the cross depends on the amount of 
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Figure 3.14: Sheet resistance against linewidth for 2-D simulations of copper damascene 
test structures with 25% overpolish. 
The actual sheet resistance of a dished line of a given linewidth can be calculated by 
determining its cross sectional area using equations (3.5) and (3.8). This has been 
performed for each of the linewidths simulated and the results plotted in figure 3.14 
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along with the sheet resistance of 0.5m thick copper with no dishing (0.034Q/E1). 
It can be observed that there is an offset of about 3% between the sheet resistance 
extracted from the Greek cross structures and that derived from the cross section of the 
line. The values of RS extracted from the box cross do not increase with the width of 
the voltage taps because the dishing of the box is constant. The difference between 
the sheet resistance extracted from the box cross structure and the equivalent sheet 
resistance of the dished lines is greater (4% - 5%) simply because the larger dimensions 
of the box cross lead to more severe dishing. 
However, it is possible that this 2-1) approximation does not necessarily reflect the 
actual current flow that would occur in a real, three-dimensional, test structure. It 
is also likely that the dishing in the center of a Greek cross structure will be different to 
that in the arms. The depth of the dishing depends upon the width of the metal feature 
and the diagonal width across the center of a cross is greater than across the the voltage 
taps by a factor of 	In order to investigate this effect a small number of AFM scans 
of copper damascene test structures have been performed. Figure 3.15 shows one scan 
of the centre of a Greek cross. 
Jim 
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Figure 3.15: 20 x 20km AFM scan of a copper damascene Greek cross test structure. The 
arms of the cross are 1rn wide. 
The CMP process used to produce this structure is a two stage process where the first 
polish slurry etches copper much faster than the barrier material (in this case the barrier 
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is tantalum nitride) so that the process stops on the barrier layer. The second polish step 
uses a slurry that removes the copper and TaN at the same rate and is used to remove 
the excess barrier material. It was found that the amount of dielectric erosion along 
the edges of copper features after the second polish was so great that the dishing of the 
copper was not visible in AFM profiles. Because of this all of the AFM results described 
here were obtained from structures where the process was stopped after the first polish. 
The problem with using AFM profiles taken at this stage is that the slurry used in the 
first stage tends to etch the copper surface even when the wafer being polished is at rest. 
This means that the copper features usually end up being lower than the surrounding 
barrier material but with a surface profile that is quite different than that suggested by 
the dishing model. Instead of a smooth curved surface like that shown in figure 3.11 
where the copper is thinner in the middle of the feature the slurry will etch the copper 
evenly across the track giving a flat surface. The surface will also show some roughness 
due to the aggressive slurry etching the copper faster at grain boundaries. This can be 
seen in figure 3.16 which shows profile lines extracted from the AFM scan of the copper 
Greek cross. 
5.0 	10.0 	15.0 
Jim 
Figure 3.16: On the Left is a set of three AFM surface profiles from a copper damascene 
structure. On the right is a 256 x 256 AFM scan showing where the profiles 
have been taken from. 
Figure 3.16 also shows that the depth of the copper recess in the centre of the Greek 
cross is 2-3 nm greater than that measured in the arm of the cross. For this reason 
it was decided that a change should be made to the simulated structures in order to 
model increased dishing in the centre of a damascene Greek cross. 
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A new set of three-dimensional structures with this more complicated dishing 
arrangement have been simulated. The first step was to calculate a new depth of 
dishing in the centre of the cross. The value of linewidth (W) used in equations (3.7) 
and (3.8) is the diagonal width of the cross measured between opposite internal 
corners. In order to achieve the correct profile across the centre of the cross in the 
simulated structure, cylindrical sections of the conducting track were removed as 
illustrated in figure 3.17. 








Figure 3.17: Schematic plan view of the centre of a 5rm Greek cross which shows how 
dishing has been modelled in three dimensions in this part of the simulated 
structure. 
Both the nominal and 25% overpolish endpoint conditions have been used in the 
three-dimensional simulations and the results of extracting R8 from these structures 
are presented in figure 3.18. By using equation (3.5) to get the cross sectional area 
it is possible to calculate an actual sheet resistance for a dished line. This has been 
performed for the two different endpoints and for each of the linewidths simulated and 
the results are plotted alongside the simulation results. For reference, figure 3.18 also 
shows the nominal value of sheet resistance for 0.5rn thick copper with no dishing. 
The results for the 3-1) simulations with 25% overpolish compare well with the 2-D 
results indicating that the assumptions of the 2-D model approximating the dishing 
effect are reasonably valid. From figure 3.18 it can be observed that the offset between 
the sheet resistances extracted from the Greek cross structures and those calculated for 
a dished line is approximately 0.7% for the nominal polish conditions and 3% for the 
structures with 25% overpolish. This indicates that the error in the extracted sheet 
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Figure 3.18: Sheet resistance versus liriewidthfor3-D simulations of the effects of dishing 
on Greek and box crosses. 
resistance increases with the amount of overpolish and therefore the level of dishing. 
One important thing to note is that as the linewidth increases, the extracted R8 from 
the Greek cross structures increases at the same rate as the actual sheet resistance 
calculated from the cross sectional area. This is not the case for the simulated box 
cross structures where the sheet resistance extracted is independent of the width of the 
voltage taps. The variation in the 25% overpolish box cross results is probably due to 
small variations in the number of nodes in the automatically generated simulation grid. 
3.2.4 Dishing Effects on Linewidth Measurement 
The next step is to investigate the effect of dishing on the measurement of electrical 
linewidth. Equation (3.5), which gives the cross sectional area of a dished track, can be 
used to calculate the resistance for a certain length of copper line. This calculation has 
been performed for each of the linewidths used in the test structure simulations and for 
both endpoint conditions. 
The electrical linewidth can then be found by using the line resistance and the extracted 
sheet resistances in equation (2.20). If these results are then compared to the actual 
widths the linewidth measurement errors due to dishing can be calculated. This process 
has been followed using the sheet resistances extracted from the 3-1) simulations and 
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the results are presented in figure 3.19. 
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Figure 3.19: Electrical linewidth error versus the actual linewidth for structures with 
dishing. 
The linewidth errors for the Greek crosses do not vary with tap width staying at about 
3% for the 25% overpolish condition and at about 0.7% for the nominal polish. This 
should be expected because of the way that the sheet resistance extracted from the 
Greek crosses increases at the same rate as that calculated from the dished cross section. 
This can be seen for both of the endpoint conditions in figure 3.18. The box cross 
results are different because the amount of dishing in the box does not change with the 
voltage tap width. This means that the errors decrease with increased linewidth but 
are still higher than for the Greek cross structures. These results indicate that, provided 
the condition in equation (3.1) is not violated and instrumentation resolution and joule 
heating are not issues [53], sheet resistance measurements should be made using Greek 
cross structures with arm widths the same as the linewidth structures being tested. 
The effects of diffusion barrier layers and dishing have been investigated separately so 
far but in a real copper test structure both will be present. The next step is to simulate 
structures which include both effects. 
52 
Sheet Resistance and Electrical Linewidth Measurement of Copper Damascene 
Interconnect 
3.2.5 Combining Barrier Layers and Dishing 
A vertical cross section through a copper damascene line which features both diffusion 
barrier layers and the stepped model of dishing can be seen in figure 3.20. The depth of 
the dishing for the simulation structures described in this section was calculated using 
the copper width Wc as the linewidth W in the equations for a. 
WI 
Figure 3.20: Schematic cross section through a dished damascene track with diffusion 
barrier layers. 
Six Greek crosses and the same number of box crosses were simulated with voltage tap 
widths (WL) varying from 0.3irri to 5i7n. All of the structures use the 25% overpolish 
endpoint condition (equation (3.8)) to determine the depth of dishing and have barrier 
layers 50nm thick. As in the previous simulations the size of the box in the box cross 
structures stays constant with only the width of voltage taps changing. The results of 
extracting sheet resistances from the simulated structures can be seen in figure 3.21. 
The effect of dishing dominates the results from the Greek cross for arm widths of 1n-i 
and above and so the sheet resistance increases with width. As would be expected from 
the results in section 3.2.1 the sheet resistance extracted from the smallest Greek cross 
structure (W = 0.31u7n) is greater than the other results due to the effect of the sidewall 
barriers. The results from the box cross simulations also agree with the results in the 
previous sections showing that such structures are insensitive to changes in the width 
of the voltage taps. 
Figure 3.21 also shows sheet resistance values obtained by calculating the resistance of 
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Figure 3.21: Sheet resistance versus Linewidth for sheet resistance test structures with both 
barrier layers and dishing. 
a copper track with a cross section like that shown in figure 3.20. It is clear that for low 
values of linewidth the equivalent sheet resistance calculated for the line is much higher 
than the value extracted from the test structures. This is because the contribution of the 
sidewall barriers to the total resistance starts to become more dominant. However, it 
should be possible to calculate the effect of the sidewall barriers on the line resistance 
and subtract it as was demonstrated in section 3.2.2. The problem with that method in 
this case is that dishing introduces an error which cannot easily be accounted for. To 
lessen this effect the resistance modification factor Rsw should be determined using 
the narrowest possible tracks which in this case means linewidths of 0.3m and 0.6[Lm. 
It should be remembered that this approach assumes that the sidewall barrier layer 
thickness is not a function of linewidth [53]. The resistances were calculated to be 
18.759Q for the 0.3im track and 7.817Q for the 0.61urn track, with the line length equal 
to lOOjirn. When these values were substituted into equation (3.3) Rs was found 
to be —46.936Q. The next step is to subtract this from the calculated line resistances 
with equation (3.4) and use the results to calculate new equivalent sheet resistances. 
Table 3.2 shows the equivalent sheet resistances both before and after modification of 
the line resistance as well as the difference between these values and those extracted 
from the Greek cross simulations. 
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T'VL (p?n) I 	Rs(Ln)  (I/L1) Error 	(%) IRS(modified) (1/LI) Errormodjfjd (0/s) 
0.3 0.05628 -24.01 0.04021 6.36 
1 0.04403 -6.01 0.04025 2.8 
2 0.04222 -1.47 0.04041 2.96 
3 0.04177 0.23 0.04057 3.21 
4 0.04164 0.76 0.04073 2.99 
5 0.04162 1.33 0.0409 3.13 
Table 3.2: Results of modifying the resistance of a dished copper track with barrier layers 
to remove the effect of the sidewall barriers. Note that "Error" is the difference 
between the value of Rs and that extracted from a simulated Greek cross with 
the same linewidth. 
The error between the modified R5 calculated for the line and that extracted from 
the simulated structures is constant at about 3% for widths of 1trn and above. This 
is similar to the results presented in section 3.2.3 indicating that this offset is due to 
dishing. The error, at a linewidth of 0.3prn, of just over 6% is about 3% higher than the 
error seen for the structures with no dishing in section 3.2.1. This should be expected 
as the error is a combination of the effects of the sidewall barriers and dishing on the 
Greek cross. 
The line resistances calculated previously to obtain the results in table 3.2 and the sheet 
resistances extracted from the simulated structures can be used to obtain electrical 
linewidth results in the same way as in section 3.2.2. Figure 3.22 shows the results of 
calculating linewidth error using the modified line resistances. 
The results obtained using the sheet resistances extracted from the box cross 
simulations are quite similar to those presented in section 3.2.3 for structures with no 
diffusion barrier layers. The error decreases as the width of the track increases towards 
the actual size, and therefore level of dishing, of the box section of the structure. 
The errors seen when using the results from the Greek cross simulations to calculate 
linewidth are the same as the sheet resistance errors presented in the Errormodified  
column of table 3.2. This is because any error in R8 translates directly into an error 
in linewidth. The error of about 3% observed for linewidths of 1pm, or above is the 
same as that seen in figure 3.19 for Greek crosses using the 25% overpolish condition. 
The increased error observed for a width of 0.3i7n should be expected because the 
structure does not meet the condition given in equation (3.1) for the minimum width. 
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Figure 3.22: Electrical Linewidth error versus actual linewidth for structures with both 
dishing and diffusion barriers. 
The results for structures with both barrier layers and dishing are close to those 
predicted by combining the results from the previous sections. This suggests that it 
is possible to study each of the damascene effects in isolation from other process issues 
and still obtain useful results. 
3.3 Conclusions 
This chapter has quantified the effects of diffusion barrier layers and dishing on the 
measurement of the sheet resistance and electrical linewidth of copper damascene 
interconnect. Section 3.2.1 showed that a Greek cross test structure can be used to 
measure the sheet resistance of copper and an underlying barrier layer with an error of 
less than 1% provided that the condition given in equation (3.1) is satisfied. It was also 
found that the values of RS extracted from box cross sheet resistance structures were 
always within 1% of the correct value because the box structures are insensitive to the 
voltage tap width. 
The results of the test structure simulations were then used to evaluate the effect of 
diffusion barrier layers on the electrical measurement of linewidth. It is clear that the 
effect of the sidewall barriers on the total line resistance becomes more dominant as the 
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width of the line being measured is reduced. This potentially leads to very large errors 
in the linewidth measurement but fortunately it is possible to calculate the sidewall 
contribution and subtract it. The modified line resistances can then be used, along with 
sheet resistances extracted from the simulated structures, to calculate the electrical 
linewidth using equation (2.20). The only error in the resulting linewidth will be due 
to the effect of the sidewall barriers on the cross structure used to extract R5 . This 
method assumes that the sidewall barrier width (Wb) does not vary with the total 
width of the line which will normally be the case for the feature sizes considered in this 
work [53]. 
The simulations of the effects of barrier layers assume that the metal track has a 
rectangular cross section but in most damascene processes some dishing will occur. 
Some exceptions to this might be advanced polishing processes with well developed 
endpoint control to reduce dishing or processes which use low-k dielectrics that are 
softer than copper [123]. The model of dishing which was used to create the simulated 
Greek and box cross test structures had two possible polishing endpoint conditions. 
The difference between the sheet resistances extracted from the Greek cross structures 
and equivalent sheet resistances for copper lines with the same amount of dishing was 
found to be less than 1% using the nominal polish condition and about 3% with a 25% 
overpolish. Although the amount of dishing is a function of linewidth this difference 
stays constant with width. This contrasts with the results from the box cross structures 
where the difference is greater and changes with the width of the voltage taps. These 
differences translate directly into linewidth errors when the extracted sheet resistances 
are used to measure electrical CD. 
These results can be used to predict how a combination of dishing and barrier layers 
would affect the performance of sheet resistance test structures. These predictions are 
as follows: 
Errors in the sheet resistance, extracted from Greek cross test structures meeting 
the condition given in equation (3.1), will be dominated by the effects of dishing. 
R8 will increase as the arm width, and therefore the dishing, increases. 
The errors from Greek crosses which do not meet the condition of equation (3.1) 
will be dominated by the effects of the sidewall barrier layers and the sheet 
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resistance will increase as the arm width decreases. 
The sheet resistance extracted from box cross structures will not depend upon the 
width of the voltage taps but it will be affected by dishing in the large area of the 
box section. 
The results of the simulations described in section 3.2.5 confirm these predictions. 
The value of R8 extracted from the smallest Greek cross structure is greater than all 
the other results because this structure is affected by the sidewall barrier layers. The 
other Greek cross structures meet the condition in equation (3.1) but are affected by 
dishing which means that R8 increases with arm width. The results of the box cross 
simulations are also as predicted with the sheet resistance staying reasonably constant 
at approximately 0.0425Q/ for all the different voltage tap widths simulated. When 
these results were used to calculate errors in linewidth measurement it was found 
that using a Greek cross which meets the width condition gives the minimum value of 
linewidth error. Therefore it can concluded that in order to achieve the most accurate 
measurement of the linewidth of a copper damascene track affected by both dishing and 
diffusion barriers the sheet resistance should be measured using a Greek cross which 
has arms the same width as the track. 
Chapter 4 
Test Structures for Use as Linewidth 
Measurement Standards 
4.1 Introduction 
This chapter begins by examining the motivation behind the development of electrical 
test structures for use as linewidth reference artifacts for Critical Dimension (CD) 
instrument calibration. One method of achieving this aim is to use cross-bridge 
linewidth structures fabricated in mono-crystalline silicon and this chapter will go 
on to review the previous work in this area. Three dimensional simulations of 
mono-crystalline silicon test structures have been performed in order to investigate the 
effects of production and testing parameters on their performance. The main part of 
this chapter will describe these simulations and present the results. 
4.2 Motivation for the Development of Electrical CD 
Standards 
The International Technology Roadmap for Semiconductors (ITRS) states that 
there is a need for reference materials for Critical Dimension (CD) measurement 
instrument design and calibration which meet the demands of deep sub-micron 
lithography [13]. Electrical CD measurements show the required level of repeatability' 
and directly relate to electrical functionality which is important for interconnect 
metrology. However, ECD measurements can only be made on conducting features 
and most metrology is performed on patterns in photoresist. This means that optical, 
CD-SEM (CD-Scanning Electron Microscope), surface profiler and AFM (Atomic Force 
Microscope) measurements are more common choices for linewidth measurement in a 
process control situation. In order to meet ITRS sub-micron metrology tolerances these 
'Typical repeatability is better than 1 nm (2a) for lines with a nominal width of 1im [124]. 
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physical measurement techniques would require calibration with reference materials, 
which are traceable to nanometer level uncertainties. 
Reference artifacts for measurement tool calibration should not display methods 
divergence, which is a systematic difference between measurement results depending 
on the instrument being used. References [89] and [90] describe comparisons between 
CD measurements made electrically and measurements of the same structures made 
using optical and CD-SEM techniques. These show that methods divergence can cause 
systematic differences which can make up a significant proportion of the linewidth. 
This effect occurs because each instrument is measuring the parameter known as 
linewidth in a slightly different way. The largest differences are seen when comparing 
electrical measurements with any other technique because the width of the conducting 
part of the line may not be the same as the physical width. For example, if an electrical 
linewidth structure has regions of low conductance along the edges of the track or 
large sidewall angles then the ECD is likely to be lower than the result obtained from 
an optical measurement. The roughness of the sidewalls is also a factor as this will 
tend to reduce the conducting width of the line for electrical measurements while 
at the same time making it necessary to take the average of a number of optical 
measurements. Figure 4.1 illustrates the differences between a typical real conducting 
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Figure 4.1: (a) Schematic cross section through a conducting track with a trapezoid cross 
section with graph showing the effective resistivity across the width [90]. (b) 
Cross section through an ideal track with uniform resistivity and a rectangular 
cross section. 
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The idealised line shown in figure 4.1 would not show significant methods divergence 
between electrical results and measurements made with any other instrument. This 
would make such a structure ideal for use as a reference artifact for the calibration of 
linewidth measurement systems. 
4.3 Mono-Crystalline Silicon Test Structures 
The ideal linewidth reference artifact would have the following properties: 
. Planar sidewalls. 
. Uniform composition. 
. Structure measurable by all common techniques (including electrical methods). 
. Uniform geometry along feature length i.e., no sidewall roughness. 
The National Institute of Standards in Technology (NIST) has developed a 
technology utilising lattice orientation specific, chemical etching of monocrystalline 
Silicon-On-Insulator (SOT) material which can provide structures which meet the 
conditions above [44,80,84,124-130]. A wet etch consisting of a aqueous solution 
of KOH is commonly used in MicroElectroMechanical System (MEMS) fabrication to 
define structures in silicon which have {111}-planar surfaces. The etchant removes 
silicon with a { 1111 -orientated surface much more slowly than other crystal planes 
and so only these surfaces and those that are protected by a hard mask will be left 
after etching. This fabrication technique was chosen because the surfaces that remain 
have known orientations and are planar down to the level of the crystal lattice. 
Silicon-on-insulator starting material is used so that the electrically conducting features 
are isolated from each other. 
The lattice orientation of the starting material limits the possible geometry of the 
structures that can be produced. If silicon with a (110) planar surface is used then 
structures patterned into the material will have 11111  sidewalls which are at right 
angles to the surface. The resulting features will have a rectangular cross section similar 
to the idealised track in figure 4.1. However the intersection between two such lines 
would not be orthogonal because the f 111 planes will be orientated to vectors which 
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intersect at an angle 0 = 70.526°. It is possible to make tracks which intersect at right 
angles by using silicon with a (100) planar surface but in this case the I 111 planar 
sidewalls will have a slope of 547370  relative to the surface of the substrate. These two 
different implementations are illustrated in figure 4.2 [124]. 















Figure 4.2: (a) Schematic diagram showing the intersection of two lines fabricated in 
silicon where the surface is in the (110) crystal plane. (b) Schematic showing 
the intersection between two lines fabricated in silicon with a (100) surface 
orientation. 
The (110) implementation was preferred over the other type because the vertical 
sidewalls mean there can be little ambiguity in the position of the line edge when 
measurements are being made by optical methods or with a CD-SEM. Resistive 
electrical structures for the measurement of linewidth can be fabricated in this 
material but they will have an unusual geometry due to the wet etching process. 
The standard cross-bridge structure used to measure ECD consists of a four-terminal 
van der Pauw sheet resistance test structure in combination with a Kelvin bridge 
resistor [33, 34, 39, 40]. The most common type of van der Pauw structure used is 
the Greek cross [38], which is measured using the method described in section 2.1.4. 
The structures fabricated in (110) silicon have an asymmetrical geometry which 
complicates the measurement of R8 [44, 52]. In addition to this, facets with a 
f111}-planar surface are formed in the acute internal corners, as illustrated in 
figure 4.3. 
The facet is a non-planarity in the structure which causes an error in the extracted 
sheet resistance. References [44] and [52] describe computer simulations of similar 
cross structures. The simulation results were used to develop an algorithm which will 
allow a more accurate value of R8 to be extracted. 
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Figure 4.3: Schematic diagram showing the facet which forms in internal corners of 
structures patterned into silicon with a (110) surface. 
Once the sheet resistance is known the electrical linewidth can be found using a 
four-terminal bridge structure. The method for the measurement of ECD with this 
structure is described in section 2.2.4. Bridge structures fabricated in (110) silicon 
have a number of attributes which complicate the linewidth extraction. Firstly the 
facets in the acute angles mean that the line shortening effect of the voltage taps is 
increased. However, it should be possible to extract a value for this effect and correct 
for it by using a test structure with dummy taps as described in section 2.2.4.1. The 
second issue peculiar to these structures is that the surfaces of the silicon tracks will be 
covered with a thin native oxide. Charge accumulates at the Si-Si02 interface during 
processing and can cause a depletion region on all sides of the track which reduces the 
conducting width. This issue will be examined later in the chapter where the effects 
of the oxide and the trapped charge on resistance measurements will be simulated. 
The final problem is a reduction in the width of the track caused by misalignment 
between the pattern printed in the photoresist and the silicon crystal lattice. This effect 
has more recently been turned into a useful method of fabricating silicon lines that 
are much narrower than the actual minimum critical dimension and this is described 
in reference [130]. References [80] and [127] describe an algorithm developed at 
NIST which allows the extraction of the linewidth and the line shortening effect from 
the sheet resistance and the results of measuring the resistance of a number of bridge 
structures of different lengths. 
The most recent development of these monocrystalline structures is the use 
of a high resolution Transmission Electron Microscope (TEM) to measure the 
linewidth [131-133]. This is done by counting the number of lattice plane fringes 
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visible in a phase contrast image taken across the track. The measurement uncertainty 
was calculated to be 2.5nm for a track with a nominal linewidth of 600nm. A 
combination of electrical and TEM measurements will allow the calibration of 
linewidth reference features down to this level of uncertainty. 
It was mentioned previously in this section that oxide on the silicon surfaces can trap 
charge and lead to a depletion region which can reduce the electrical width of a track. 
There was a concern at NIST because significant methods divergences were still being 
observed between electrical and physical measurements. The width of the depletion 
region, and therefore the change in the linewidth, depends on the doping of the silicon 
and the temperature [126]. This chapter takes this work further and quantifies the 
effects of geometry, doping, temperature, measurement voltage and surface charge 
(Qj) on the conductivity of a simulated mono-crystalline silicon track. The results 
can then be used to determine how these factors affect the extracted value of electrical 
linewidth. 
4.4 	Simulation of Mono-Crystalline Silicon Track 
The Avant! three-dimensional device simulator Davinci (see section A.3.3) was used, 
in conjunction with TWB (see section A.3.1), to model current flow along an n-type, 
uniformly doped silicon track. The simulated track was surrounded by silicon dioxide 
which allowed the surface interface charge, Qj', to be specified. Electrodes were 
positioned at the ends of the track and and different voltages were applied. The 
track resistance was calculated from the applied voltage and the resulting current. The 





Qf 1O'0 cm 2 
Doping Conc. 1014cm 3  
Temperature 300K 
Voltage 1.OV 
Table 4.1: Reference track simulation parameters. 
NO 
Test Structures for Use as Linewidth Measurement Standards 
Figure 4.4 is a cross section through the simulated track showing the electron 
concentration. It can be observed that the surface charge Qj results in a variation of 
the concentration of charge carriers and a non-uniform resistivity. 
Figure 4.4: Variation in electron concentration for a cross-section through the middle of 
the track (contours plotted 1014 cm 3 to 1015cm 3, in steps of 10' 4crri 3). 
The effects of changing the parameters given in table 4.1 have been investigated 
through a series of simulations. Firstly the effects of changing the length and width 
of the silicon bar were examined and the results can be seen in figures 4.5 and 4.6. 
The resistance of the track varies linearly with the length, as would be expected, but 
this is not the case where the width is changed. The equivalent sheet resistance of the 
silicon goes down as the width is reduced because the resistivity is non-uniform across 
the width of the bar. Figure 4.6 includes a straight line which is a linear fit to the results 
of the simulations of the widest tracks where W > 3gm. 
The second attribute that was investigated was the temperature. The results of 
simulations where the material temperature was varied from 200 to 500K can be 
seen in figure 4.7. As would be expected the resistance stays constant for low 
temperatures but as it increases above 400K intrinsic carriers begin to increase the 
carrier concentration and the resistance falls. 
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Figure 4.6: Resistance versus the reciprocal of silicon track width. 
In the next set of simulations the surface charge Qf  was varied from 0 to 1011cm 2 
for two different levels of doping concentration, 1014 cm 3 and 1019 cm 3 . The results 
can be seen in figure 4.8 and they indicate that the effects of the fixed charge Qj' 
can be minimised by using starting material which is heavily doped. It should be 
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Figure 4.7: Resistance versus temperature. 
noted that if low resistivity material is used the voltage measurements must be made 
with high resolution instruments. This will be more of a problem for sheet resistance 
measurements on SOT structures because the asymmetry of a Greek cross made in this 
material and the presence of the facet mean that the voltage measurements in the acute 
orientation are already very small [52]. 
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Figure 4.8: (a) Track resistance against Q j for a silicon bar with a doping concentration 
of 1014 cm 3. (b) Track resistance against Qj for a silicon bar with a doping 
concentration of 1O'9 cm — 3. 
The final set of simulations which were performed investigated the effect of changing 
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unaffected by the voltage the resistance should not change but the results presented in 
figure 4.9 show that this is not the case. The effect of the voltage is strongly dependent 
on the level of fixed charge and four sets of simulations have been performed with Q f  
varying from 1010 cm 2 to 1013 cm 2. 
0 	0,5 	1 	15 	2 	25 	3 	3.5 	4 	4.5 	5 	00.51152 	2533.5445 	5 Applied Voltage (V) Applied Voltage (V) 
(c) 	 (d) 
Figure 4.9: Simulated resistance against applied voltage for silicon bars with the following 
values of Q: (a) 1010cm 2; (b) 1011cm 2; (c) 1012cm 2; (d) 1013cm 2. 
The effects of changing the measurement voltage can be minimised in the same way as 
the effects of Qf  by increasing the dopant concentration of the material. This is very 
important because in a typical measurement setup it is the force current which is set and 
the measurement voltage will depend on the resistance. Figure 4.10 shows the results 
of a simulation where the doping concentration was set to 1019  cm 3  (Qf = 1013 cm 2) 
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Figure 4.10: Simulated resistance versus applied voltage for silicon bar with high doping 
concentration. 
4.5 	Simulation of (110) Silicon Greek Cross 
Davinci and TWB were used again to model current flow in three dimensions in a 
Greek cross with similar geometry to the monocrystalline silicon structures described 
in section 4.3. Figure 4.11 shows the top surface (XYplane) of the 3D structure, which 
measures approximately 14x 15pm. The thickness of the cross structure being simulated 
is 1m in the Z direction, with a 0.2p.m layer of oxide underneath. On the bottom, 
covering the entire back of the structure, is a gate electrode which can be biased as 
required. 
The grid generated for this structure has a total of 23,611 nodes and as the maximum 
number of nodes available within the Davinci simulator is 30,000 this gave little 
opportunity to significantly increase the mesh density. The mesh available for 3D 
simulations in Davinci is limited to an array of right angled triangular prismatic 
elements. This means that obtaining a 700  angle between the arms of the cross puts 
a further limit on exactly how the grid can be constructed and modified. The 700  angle 
was achieved by setting the ratio between the X and Y grid pitches to X== 0.1.im and 
Y= 0.275gm resulting in an angle of approximately 70.017°. The node spacing in the 
Z direction was set to 0.2tm making 5 grid layers in the silicon cross plus one for the 
me 





Figure 4.11: Plan view of the simulated Greek cross without facets and with the arms at 
700 to each other 
layer of oxide mentioned above. 
As well as this basic cross structure, a cross with facets in the acute angles was also 
simulated. Due to limitations imposed by the grid elements available in Davinci it is not 
possible to construct a facet with a smooth surface. As a result it has been approximated 
by a series of 5 stepped levels, as can be seen in figure 4.12. This also shows that that 
the edge of each layer of the facet has to be stepped to fit the grid in the XY plane. 
Figure 4.12: Schematic 3D view of the Greek cross structure with facets in the acute angles 
between the arms. 
The method of extracting the sheet resistance from a four-terminal resistor requires four 
Kelvin measurements made at different orientations [37]. In each case a current I is 
forced between two adjacent terminals while the voltage drop V between the other two 
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terminals is measured. The sheet resistance can then be calculated using the methods 
described in section 2.1.4 and, in particular, equation (2.15). It is clear that the unique 
geometry of these structures means they do not have 90° symmetry and that correction 
will have to be applied to the raw results. 
The original paper published on this subject presented the results of simulations using 
Greek cross structures with a uniform doping concentration of 6.244 x 1014 cm 3 (see 
reference [134]). This very low level of doping led to problems with the simulations. 
The most apparent of these being that the measurements with forward and backward 
force current direction were not equal, i.e. R(+0°) 	R(-0°). Further simulations, 
using higher doping concentrations, have been performed since the paper was 
published and the results obtained from these form the basis of this section. 
The first new set of simulations were performed using the same cross structures 
described above but without a gate electrode. The sheet resistance extracted from a 
cross structure without the stepped facets was 12.93kQ/El compared with 22.42kQ/I 
for a cross with facets. The conducting material had been set up as N-type silicon with 
a uniform doping concentration of 6.244 x 1015cm 3. Simulations of simple silicon 
bars similar to those described in section 4.4 have shown that this level of doping 
gives a sheet resistance of lOkQ/D for a thickness of 1pm. The extracted values of R8 
given above are strongly affected by the asymmetry of these structures, especially in 
the case of the cross with the facets in the acute corners. Reference [37] defines the 
asymmetry factor FA and suggests that no correction of the sheet resistance is required 
if FA < 0.1074. The structure without facets has F4 = 1.48 while it is even greater 
for the cross with facets where FA = 1.93. If a value of the correction factor f is 
calculated for each set of results, corrected sheet resistances can be obtained. These are 
Rs(no facet)= 9.95kl/ and Rs(facet)= 10.13k/L1. These results illustrate the error 
introduced by the facets. The next step is to simulate the same structures with different 
biases placed on the gate electrode. The results are presented separately for each of the 
cross structures. 
4.5.1 SOl Greek Cross Without f 111 Facet 
Twenty one different gate electrode bias points ranging from -5 to +5 volt were 
used in these simulations. Measurements were made at each gate bias point with a 
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measurement force current of 1A. The results of extracting sheet resistances from 
the simulated measurement data can be seen in figure 4.13. In addition to the sheet 
resistance results which have had the asymmetry correction factor f applied to them 
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Figure 4.13: Extracted sheet resistance against gate electrode voltage. 
Applying a positive voltage to the gate electrode causes accumulation under the gate, 
which lowers the resistivity of the silicon. This is similar to the effect illustrated for 
the silicon bar in figure 4.8(a) where the resistance decreases as the amount of surface 
charge increases. It should be remembered that, in addition to the voltage on the gate, a 
voltage is also applied to one of the terminals in order to force the measurement current. 
For example, in order to measure R(+O°) terminal B (see figure 4.12) is grounded 
while there is a positive voltage, which varies from 61 to 247mV depending on the 
gate bias, on terminal A. This means that the voltage across the oxide, and therefore 
the accumulation charge, will vary with position. When the gate voltage is OV there 
will be some depletion of the silicon around terminal A where the voltage drop across 
the oxide is negative with respect to the gate electrode. This is the reason why the 
sheet resistance is higher for this gate bias than the value extracted using the simulated 
structure without a gate electrode. 
72 
I 
Test Structures for Use as Linewidth Measurement Standards 
As the gate bias is decreased the sheet resistance increases more and more steeply 
until the gate voltage reaches -2.5V This is the point at which the depletion region 
in the silicon structure reaches its maximum depth. At higher negative voltages the 
silicon closest to the gate electrode becomes inverted but this inverted region has no 
connection to the terminals and plays no part in current flow. High electrical fields at 
the edges of the cross arms cause the depletion region to extend towards the surface 
narrowing the tracks. Figure 4.14 shows how the boundary of the depletion region 
changes as the gate bias is made more negative. 
(a) 	 (b) 	 (c) 
Figure 4.14: Cross sections through one arm of the simulated Greek cross showing the 
boundary of the depletion region caused by a gate bias of. (a) OV, (b) -2.5V 
(c) -5V 
This change in the depletion region also changes the shape of the central part of 
the cross and because it is here that the resistance is effectively being measured this 
leads to some interesting results. Figure 4.15 shows the extent of the depletion region 
with a gate voltage of -5\ while figure 4.16 gives the results of the individual Kelvin 
measurements at the acute and obtuse orientations with negative gate voltages. 
As the gate voltage is reduced from Ov to -2.5V the depth of the depletion region 
is increasing and this effect dominates the results so both the acute and obtuse 
measurements increase steadily. At -2.5V the depletion region reaches its maximum 
depth but as figures 4.14 and 4.15 show the shape of the conducting part of the cross 
changes. Effectively the acute angle becomes more acute which is why the values of 
V/I measured at this orientation are reduced. The opposite effect is observed with the 
obtuse measurements where the resistance measured continues to increase. The obtuse 
results are between 10 and 20 times larger than the acute results. This means they 
dominate the sheet resistance calculated from the average of the four measurements 
and this is clear from the "Uncorrected" values in figure 4.13. If these results are 
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Figure 4.15: Plan view of a simulated silicon Greek cross showing how depletion changes 
the effective geometry of the structure. 
corrected for the asymmetry of the structure then it is clear that once the depletion 
region reaches a maximum depth the sheet resistance also reaches a maximum value. 
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Figure 4.16: (a) Resistance against gate voltage showing the results of the simulations 
using the acute measurement orientations. (b) Resistance against gate 
voltage showing the results of the simulations using the obtuse orientations. 
4.5.2 SOl Greek Cross With {111} Facet 
The next step was to perform similar simulations using the structure with the stepped 
facets in the acute corners of the cross. The results of extracting sheet resistance from 
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this simulated Greek cross can be seen in figure 4.17. 
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Figure 4.17: Extracted sheet resistance against gate electrode voltage. 
The addition of the facet to the structure increases the asymmetry factor which means 
that the uncorrected results are much higher for this structure. However if these results 
are corrected then they are much closer to the results from the structure without a facet. 
The difference in the apparent sheet resistance also depends upon the bias on the gate 
electrode because the geometry of the cross is affected by the depletion region. The 
maximum difference between the two sets of results is 2% which could lead to a similar 
error in the linewidth measured using this value of sheet resistance. The increase in the 
asymmetry of the Greek cross due to the facet means that the resistances measured at 
the acute orientations are lower than for the structure with no facet while the obtuse 
measurements are greater. However, the results obtained at negative gate voltages 
follow similar trends, with a discontinuity at a voltage of -2.5V where the depletion 
region under the gate electrode reaches a maximum depth, as can be seen in figure 4.18 
4.5.3 Effects of Fixed Charge and Structures with Highly Doped Silicon 
The Greek cross structures which have been simulated so far do not include fixed charge 
on the silicon boundaries. This should have a similar effect on the measured sheet 
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Figure 4.18: (a) Resistance against gate voltage showing the results of the simulations 
using the acute measurement orientations. (b) Resistance against gate 
voltage showing the results of the simulations using the obtuse orientations. 
resistance as changing the voltage on the gate electrode. Simulations were performed 
using structures with a uniform donor concentration of 6.242 x 1O'5cm 3 and fixed 
charges ranging from 0 to 1012 cm 3 . The results can be seen in figure 4.19. 
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Figure 4.19: Extracted sheet resistance against fixed charge. The results have been 
corrected for the asymmetry of the test structures. 
The results are similar to those observed for positive gate voltages in sections 4.5.1 
and 4.5.2. The positive charge on the boundary between the silicon and the oxide on 
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the underside of the cross and between the silicon and air on the sides of the features 
lowers the resistance. If the sheet resistance measured from such a structure was then 
used in the calculation of the linewidth of a bridge resistor it is likely that there would 
be significant errors. 
The simulations of a silicon bar presented in section 4.4 indicate that the effects of fixed 
charge can be reduced by heavily doping the silicon. This should also reduce the effects 
of biasing the gate electrode on these Greek cross structures. Further simulations of 
structures with doping concentrations of 6.242 x 1017 cm 3 and 6.242 x 1019cm 3 have 
been performed. These levels of doping give nominal sheet resistances of 1OOQ/E1 and 
1Q/E1 respectively. The results, which have been corrected for asymmetry, can be seen 
in figure 4.20. 
In the less highly doped structures described in previous sections the sheet resistance 
varies by about 120% of the nominal value as the gate voltage is swept from -5V to + 5V 
This compares with a variation of 1.7% for the structures with a doping concentration of 
6.242 x 1017cm 3  and 0.017% for the more highly doped crosses. In the previous section 
it was stated that the difference between the results from the faceted and non-faceted 
structures with light doping varied with the bias on the gate. This is not observed for 
these more heavily doped structures where the difference is almost constant at about 
1.7 - 1.8%. This is the systematic error introduced by the facet and is similar to that 
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Figure 4.20: Corrected sheet resistance against gate voltage for silicon crosses with n-type 
doping concentrations of (a) 6.242 x 1017cm 3 and (b) 6.242 x 1019cm 3. 
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4.6 Conclusions 
Section 4.4 described simulations which demonstrated how charge on the surface 
of mono-crystalline silicon tracks can affect the measurement of electrical critical 
dimension. The surface charge Qf  has an effect on the variation of the resistance of 
the track with width or measurement voltage as can be seen from figures 4.6 and 4.9. 
The variation of the resistance associated with the surface charge can help to explain 
divergence between physical and electrical measurement methods used with these 
structures [127]. It was found that heavily doping the silicon starting material will 
reduce the effect of the surface charge on the measurements. 
Simulations were also performed using structures designed to model the operation of 
the Greek cross sheet resistors fabricated in (110) silicon by NIST. The simulation grids 
include a gate electrode separated from the silicon cross by a thin layer of insulation. 
This electrode allows the effect of biasing the substrate of an SOT wafer on the electrical 
performance of the test structures to be examined. As the bias on the gate electrode 
is made more negative the silicon under the gate is depleted and the sheet resistance 
increases. At a certain bias, -2.5V for this doping level, the depletion region reaches its 
maximum depth and the sheet resistance should reach a maximum value. This is what 
happens to the corrected value of R8 as can be seen in figures 4.13 and 4.17. However 
looking more closely at the individual figures of R(+00 ) and R(±900 ) it is clear that 
something more complicated is occurring around the centre of the cross. Once the 
maximum depletion thickness is reached, the depletion region tends to narrow the 
arms while changing the shape of the centre of the cross. The results from the obtuse 
measurement orientation continue to increase as the gate bias becomes more negative 
while the acute measurement results begin to decrease. This suggests that depletion of 
the silicon alters the effective shape of the cross making it more asymmetrical. 
The results of simulations of Greek crosses without gate electrodes have revealed that 
the non-linearity introduced by the facet in the acute corners leads to a difference of 
about 1.8% in the extracted sheet resistance. The effect of the facet can be reduced 
by using SOT starting material with a thinner silicon conducting layer on top. The 
structures which result will have smaller facets but will be more difficult to measure 
by SEM or other methods [128]. Another possibility is the use of the measurement 
algorithm mentioned in section 4.3 which should return an accurate value of R8 taking 
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the facet into account [52]. 
Further simulations have shown that surface charge at the interface between the silicon 
and the oxide has a similar effect to changing the bias on the gate electrode. Both 
of these experiments show that these relatively high resistance, low doped structures 
are strongly affected by processing and measurement conditions. The results from the 
simulations of the silicon bar have shown that increasing the doping of the silicon will 
decrease the effect of charging or measurement bias on the resistivity of the material. 
Simulations using structures with higher doping concentrations were performed and 
the results showed that the extracted sheet resistance was far less dependent on 
the gate voltage. The variation in R8 for a structure with an n-type doping level 
of 6.242 x 1019 cm 3 was only 0.017% for a gate bias ranging from -5 to +5V The 
only possible problem with this option is that lowering the resistivity will also mean 
that the measurement accuracy needs to increase. For example, the lowest VII 
measurement from these simulations was 0.016Q measured in the acute orientation of 
a structure with a facet. The current forced was 1A so the differential voltage between 
the two measurement terminals is only 0.0161iV Therefore, measurements of real 
structures with similar resistivities would require voltmeters with sub-1N resolution. 
The measurement current could be increased but this can lead to joule heating and 
current crowding which will affect the measurement accuracy. 
The results presented in this chapter have shown that the adverse effects of 
surface interface charge and substrate bias on the operation of single crystal 
silicon test structures can be avoided or ameliorated through the careful choice 
of doping level. This has led to a change at NIST in the starting material used to 
fabricate these structures. The most recently published results were obtained from 
structures fabricated in silicon with a p-type (Boron) doping concentration of around 
2 x 1019cm 3  [133] whereas initial samples had lower doping levels. For example, in 
reference [126] the starting material had a doping level of approximately 5 x 10 7cm. 
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Electrical Linewidth Test Structures 
for Advanced Lithography 
5.1 Introduction 
Economic considerations mean that optical lithography is still the first choice for high 
volume production of Ultra Large-Scale Integrated (ULSI) circuits. As the drive towards 
smaller and smaller feature sizes continues, techniques which allow the printing of 
features much smaller than the wavelength of the exposure light have become very 
important [135]. The resolution of a photolithographic system can be enhanced by 
the use of techniques such as off-axis illumination and Phase Shifting Masks (PSM) to 
allow the imaging of sub-wavelength features [136]. However, optical proximity effects 
which distort the final pattern become more pronounced in this region of operation and 
this can require the use of Optical Proximity Correction (OPC) to achieve a working 
circuit [137]. 
Masks which utilise OPC and phase shifting techniques are more complex to 
manufacture than conventional masks and so the ability to test and characterise the 
mask is very important. Most schemes for mask metrology require either optical 
testing [58] or, as geometries reduce, measurement with a Critical Dimension Scanning 
Electron Microscope (CD-SEM) system [72]. Both of these techniques are expensive 
in terms of equipment and testing costs. A less costly option would be to use electrical 
test structures such as the cross bridge linewidth structure. Although methods 
divergence exists between ECD measurements and other metrology techniques, 
electrical measurements tend to have superior repeatability [124]. Chapter 4 describes 
the use of electrical linewidth structures as CD calibration reference materials in more 
detail. 
This chapter begins by examining the use of resistive electrical test structures for 
alternating phase shifting mask metrology. Then, in the second half of the chapter, 
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simulation results are presented from a study of the effects of OPC on the function of 
cross-bridge linewidth structures. 
5.2 Test Structures for Alternating Aperture Phase Shifting 
Masks 
5.2.1 Introduction to Phase Shifting Masks 
The Alternating aperture Phase Shifting Mask (A1tPSM) is one of the earliest resolution 
enhancing techniques and was first described by Levenson et al. [138]. Figure 5.1(a) 
illustrates the problems encountered when trying to print small features with a binary or 
transmission mask. For the images of the two apertures to be resolved the light intensity 
at the wafer surface must fall between the two main peaks. Diffraction means that the 
light passing through each aperture spreads and constructive interference between the 
two images leads to a significant peak in an area which should be dark. Figure 5.1(b) 
illustrates the results of using a phase shifting mask to print features of the same 
dimensions as the binary mask. The 180° phase shifting elements are created by etching 
the mask substrate to a depth equivalent to half the wavelength \ of the light source 
being used in the projection tool. The result is that there is destructive interference 
between the two apertures which minimises the intensity in this region and allows the 
features to be successfully resolved. 
Binary and phase shift masks have previously been used to print Electrical Critical 
Dimension (ECD) test structures as described in reference [139]. This study was 
concerned with using the printed structures to characterise the photolithographic 
process and examine exposure latitude, depth of focus and proximity effects in 
different PSM schemes. The work presented in this section takes the concept a step 
further by placing test structures on the mask so they can be measured electrically 
as in reference [100]. This will provide information about the mask making process 
capability and will highlight issues such as proximity induced errors. The results from 
the on-mask test structures can also be compared with measurements made on similar 
structures which will be printed using the photomask. This will provide information 
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Figure 5.1: Comparison of the results of image projection from (a) a binary photomask 
and (b) a similar mask where a 180° phase shifter has been etched in one 
aperture [138]. 
about the Mask Error Enhancement Factor (MEEF) which is defined as [140] 
MEEF = MWICSS1 	 (5.1) 
AWmak 
Where M is the magnification of the projection system, LWmask is the deviation of the 
mask dimension away from a nominal value and /..Wr65 jt is the resultant error in the 
resist CD when the mask is printed. If MEEF = 1 then the dimensional errors on the 
mask will simply be divided by the magnification of the exposure tool. Unfortunately 
this is not the case when printing sub-wavelength feature sizes as the MEEF is typically 
greater than unity [140, 141]. If MEEF > 1 then CD errors will be proportionately 
larger on the wafer than on the mask. 
5.2.2 PSM Test Structures 
The standard test structure used to measure the electrical critical dimension of a 
conducting track is the cross-bridge linewidth structure [45]. The cross-bridge structure 
consists of two different sections. The first is a Greek cross [38] which is a type of van 
der Pauw, sheet resistance test structure [33, 34]. The second part is a bridge resistor 
Electrical Linewidth Test Structures for Advanced Lithography 
which is used, in conjunction with the value of Rs obtained from the Greek cross, to 
extract the electrical linewidth [39]. See chapter 2 for the methods used to measure 
Rs and ECD with these test structures. 
Cross-bridge test structures which were developed to investigate metal damascene 
interconnect processes have been adapted for use with alternating phase shifting masks. 
In the "dense" test structures the electrically measured line is surrounded by floating 
lines and phase shifting regions in a similar way to the AItPSM test sites described in 
reference [139]. This is illustrated in figure 5.2. 
LB= 40Otm 
Contact 	 Contact 	Contact 	 Contact 	Contact 
II 
1Ih11_ 
Phase7 Ch rome 
Contact Blocker Shifter 
Figure 5.2: Section of PSM test structure layout. The black areas are the chrome blockers 
while the shaded areas are regions of 1800  phase shift. This is a structure with 
a linewidth of 1.5jim and a line to space ratio of 1:1. 
The test structure layout contains test structures with on mask linewidths of 0.4, 0.5, 
0.6, 0.7, 0.8, 0.9, 1.0, 1.1, 1.2 and 1.5pm. Bridge structures with line to space ratios of 
1:1, 1:1.5, 1:2, 1:3, 1:5 and 1:10 were designed for each of these feature sizes. There 
are two sets of dense structures with different arrangements of the dummy lines around 
the Greek cross. The first set resemble figure 5.2, where the floating lines follow the 
shape of the cross, and these will be referred to as "L-Type" structures. In the second set 
the unmeasured lines run up to the vertical contact arms of the cross and stop short as 
they do in the bridge section of the structure. This set will be referred to as "I-Type" test 
structures. The full layout is a 14 x 10 array of test structures with probe pads which 
can be probed on-mask using a standard 2 x n probe card. This includes two "isolated" 
linewidth structures, with no dummy features, at each feature size. A second layout 
has also been designed where the probe pads are scaled so that when the structures are 
printed using a 4x exposure tool the pads will be the same size as those designed for 
on-mask measurement. Figure 5.3 shows lines with a CD of 91m which were printed 
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in photoresist using the 0.4im features on the photomask. 
Figure 5.3: SEM image of 91 nm wide lines printed using a S202 scanner (0. 6NA) and the 
phase shifting mask used in this study. 
The layout with the large pads has been repeated three times on the mask, once with 
the phase shifting elements removed to give binary structures. The version with the 
small pads for on-mask testing is repeated 24 times in three blocks of 8 on the mask 
where one set of 8 contains binary structures. A picture of the mask can be seen in 
figure 5.4 along with a closeup of the layout for on-mask probing. 
Figure 5.4: Photograph of the actual phase shifting mask with a close up view of the 
layout of one of the sets of on-mask test structures. 
5.2.3 Sheet Resistance Measurements 
The Anti-Reflective (AR) coating of chromium oxide over the chromium features on 
the mask presents a challenge when electrically probing the structures [142]. Initial 
attempts to use a standard 2 x 4 probe card designed to probe aluminium pads 
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were unable to make reliable electrical contact because the AR coating was too hard 
for the probe tips to penetrate. However, it was found that steerable probes on a 
manual probe station were able to contact the chromium. It should be noted that 
considerable force was required to make contact but no scratching of the pads was 
observed. Sheet resistance measurements were made on the Greek cross section of 
one of the isolated binary 1.5m structures. The measurements were very noisy partly 
because the potentials were being measured using an HP4156B parameter analyser 
(see section A.2.3) which did not have a high enough voltage resolution for low current 
measurements. The repeatability was significantly improved by using higher currents 
as can be seen in figure 5.5. 
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Figure 5.5: Results of Kelvin measurements made on a chrome Greek cross structure as 
the force current was swept from lpA to imA. 
One interesting result was that although the repeatability at low currents was quite 
poor, a large number of measurements at a set force current typically resulted in almost 
the same mean value. Sets of 200 measurements were made over a short space of 
time at five force currents ranging from 101iA to imA. The mean value of V/I and the 
standard deviation calculated for each current setting is plotted in figure 5.6. 
The results indicate that although the repeatability of the measurement improves with 
higher force currents these high currents do not appear to cause joule heating which 
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Figure 5.6: Mean values and standard deviation of VII versus force current for a chrome 
Greek cross structure. 
would result in a change in resistance. As the repeatability of the measurement is almost 
the same at 500jiA and lmA it was decided that the lower current should be used for 
any further measurements as a precaution against damaging the structure under test. 
The Greek cross section of the test structure was measured 200 times at four different 
orientations with a force current of 500pA. The results are presented in table 5.1. 
Orientation Mean V/I () On//I) () Rs (Q/El) 
+00 5.30249 1.078 24.0328 
_00 5.36345 0.102 24.3091 
+900 5.23089 1.061 23.7083 
900 5.40126 0.108 24.4804 
Average 5.3245 - 24.1326 
Table 5.1: Results of Kelvin measurements made on a Greek cross test structure with a 
force current of 500A. 
The measured sheet resistance of 24.1311/U is similar to a reported value of 19.411/LI 
for chrome without an AR coating [100]. The measurements in table 5.1 show a 
factor of ten difference between the standard deviations measured with forward and 
reverse currents. The reason for the difference in variability is not clear but it may 
be related to probe contact problems. However, it does seem that contact resistance 
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significantly affects the measurement as the values of mean V/I obtained are lower for 
the orientations with a larger standard deviation. 
The chromium oxide coating was removed by a very short etch in an aqueous solution 
of ceric ammonium nitrate and acetic acid which left bare metal features. This meant 
that a test system using a probe card and semi-automatic probe station could then 
be used. Electrical measurements were performed using an HP4062B parametric 
tester (see section A.2.1) and a high resolution Solartron voltmeter (see section A.2.2) 
which provided more repeatable and precise measurements. However, isolated 1.5tm 
structures from one of the binary and one of the phase shifted layouts were tested 
first using the manual probe station and HP4156B to obtain further information about 
the effect of the measurement current on the results. Figure 5.7 shows the mean 



















0 100 200 300 400 500 600 700 800 900 1000 
Force Current (ptA) 
Figure 5.7: Mean values of Rs against force current for chrome Greek cross structures. 
There are a number of conclusions that can be drawn from these results. Firstly the 
shapes of the curves are very similar to those in Fig. 5.6 indicating that the previous 
choice of a force current of 500ptA is still applicable. However, the values of standard 
deviation are significantly lower than the previous results which suggests that most of 
the variability in the measurements made on the unetched structures was probably due 
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Figure 5.8: Standard deviation of R5 against force current for chrome Greek cross 
structures. 
to noise introduced by poor probe contacts. Secondly there is an offset of '0.34Q/ 
(1.2%) between the average sheet resistances obtained from the two structures with a 
force current of 500j.iA. Although the results are labelled "Binary" or "Phase Shifted" in 
Fig. 5.7 the isolated structures have no phase shifting elements around the measured 
structure. Therefore the offset between the structures is most likely due to variation 
of the chrome sheet resistance across the mask. The sheet resistances measured after 
the chromium oxide was removed were typically-4.5Q/El higher than before which 
indicates there was some overetching of the chrome features. 
Next, one complete set of structures (see Fig. 5.4) from the binary section and one 
from the phase shifted region were measured using the higher resolution system and 
the semi-automatic probe station. The sheet resistance results obtained from the dense 
I and L-type test structures have been averaged together for each feature size and are 
presented in Fig. 5.9. 
Ideally R8  should be insensitive to feature size and the variation for structures with 
a nominal width of more than 0.7,um is small. For example, the difference between 
the mean sheet resistance extracted from the phase shifted I-type structures with a 
cross arm width of 0.7,um and those that are 1.5im wide is 0.25/ which is less 
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Figure 5.9: Mean values of R8  against feature size for chrome Greek cross structures. 
than 1%. The narrower structures show much more variation with size, in particular 
the sheet resistances extracted from the phase shifted L-type structures show a sharp 
increase as dimensions reduce. At present the reason for this is not clear but it is 
only in the L-type structures that the phase shifting elements surround the centre of 
the Greek cross as can be seen in Fig. 5.2. The fabrication of the phase shifters may 
be affecting the geometry of the cross leading to problems with the measurements. 
Fig. 5.10 shows the average asymmetry factor FA plotted against feature size. FA is a 
figure representing the difference between measurements made on a cross structure at 
different orientations and is used to calculate a correction factor which is applied to the 
calculated sheet resistance to correct for asymmetry [37]. 
Provided that FA < 10.74% the correction factor approaches unity and does not need 
to be used. Fig. 5.10 shows that FA is negligible for binary and I-type phase shifted 
cross structures with cross arms wider than 0.7/-Lm. Even the narrowest of these 
structures only requires correction of about 0.3% to the value of R. The results from 
the L-Type phase shifted structures confirm that these structures are not symmetrical 
and that correction factors should be applied. The sheet resistance results for these 
structures (see figure 5.9) have been corrected according to the method described 
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Figure 5.10: Average Greek cross asymmetry factor FA versus feature size for chrome 
structures. 
However, asymmetry correction cannot account for the high values of sheet resistance 
encountered in the narrower crosses. The effect of the phase shifting elements on these 
structures may lead to current crowding and joule heating in the narrow tracks during 
measurement. Alternatively, these crosses may have ceased to meet the conditions 
required for a van der Pauw structure (see sections 2.1.3 and 2.1.4). 
In addition to the calculation of mean sheet resistance for all the structures with 
the same nominal feature size, as shown in Fig. 5.9, it is possible to investigate the 
variability of the measurements across the range of different mark to space ratios 
by taking the standard deviation. The results of these calculations are presented in 
Fig. 5.11. 
It should be expected that the variation of the sheet resistance between different 
structures of the same size would reduce as the cross arm width is increased. 
Reference [41] shows that larger Greek cross structures are less sensitive to short 
range non-uniformity in the resistivity of the conducting film being measured. Large 
structures effectively extract the average sheet resistance for the material. 
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Figure 5.11: Standard deviation of R8 against feature size for chrome Greek cross 
structures. 
5.2.4 Linewidth Measurements 
Initial measurements of the resistance of a nominal 1.5jim wide track were performed 
using the manual probing system before the chromium oxide was removed and the 
results are presented in table 5.2. 







Average 6729.78 - 
Table 5.2: Results of Kelvin measurements made on a bridge linewidth structure with a 
force current of 500pA. 
The standard deviations observed when making the bridge measurements are 
proportionally much smaller ('-.-0.035%) than for the R5 measurements where a was 
almost 20% in some cases. This is probably because the voltages being measured are 
much higher for the bridge structures than for the crosses. Taking the average bridge 
resistance from table 5.2 and using it in equation (2.20), along with the average sheet 
resistance from table 5.1, gives an electrical linewidth (WL) of 1.434im. The nominal 
value of linewidth was 1.5/Lm so the electrical width is about 4.4% less than this. 
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If the individual values of R8 from each orientation are used to calculate linewidth 
figures using the average bridge resistance it can be seen that the measurements which 
showed the best repeatability provide values of ECD closest to the nominal linewidth. 
The linewidth results and the standard deviations of the sheet resistances can be seen 
in table 5.3. 
Orientation Mean R,9 (1/1:1) UR,  (/LI) WL (Rm) 
+00 24.0328 4.886 1.428 
Qo 24.3091 0.462 1.445 
+900 23.7083 4.809 1.409 
—900 24.4804 0.489 1.455 
Table 5.3: Sheet resistance, standard deviation of R,s and linewidths for each Greek cross 
measurement orientation. 
There are two main sources for variability in electrical CD measurements, firstly the 
measurement of the resistance of the bridge itself and secondly the value of sheet 
resistance used in the linewidth calculation. The first can be minimised through the 
choice of measurement current and, as is clear from the results in table 5.2, makes 
up a very small proportion of the measured resistance. The sheet resistance variability 
is more of a problem. It was shown in section 5.2.3 that the value of RS extracted 
from the cross structures was a function of the feature size and it was also found that 
the repeatability of the measurements improved as the nominal cross arm width was 
increased. For this reason it was decided that the average of the sheet resistances 
extracted from the 1.5/Lm structures should be used in the calculation of electrical CD. 
These values are 28.5Q/El for the phase shifted structures and 28.4Q/L1 for the binary 
structures. 
In addition to the electrical measurements of linewidth, the mask has been measured 
using a CD-SEM. The results obtained from the isolated structures are shown in 
figure 5.12. It is clear from these that there is an offset between the measured 
and designed width and it seems to be larger than the difference seen above for the 
measurements made before the oxide was removed. This suggests that there was some 
lateral etching of the chrome during oxide removal. There is also an offset between 
the results obtained by electrical measurements and those from the CD-SEM. This is 
to expected as systematic differences of a similar size are common between electrical 
linewidth measurements and other CD metrology techniques [89, 901. Plotting the data 
92 
Electrical Linewidth Test Structures for Advanced Lithogra 
in this way makes it difficult to visualise the offset because of the large range of widths. 
Fig. 5.13 shows the results of subtracting each of the measured CD values from the 
nominal drawn width for that structure. 
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Figure 5.12: Measured linewidth versus the designed CD for isolated bridge structures. 
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Figure 5.13: Designed linewidth minus the measured CD plotted against the designed 
width for isolated bridge structures. 
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This identifies the offset between the electrical and SEM measurements which varies 
from a maximum of 0.08m down to a minimum of '0.02m. However, there is no 
obvious trend with feature size. The same operation has been performed with the CD 
measurements of the dense linewidth structures with a mark to space ratio of 1:2 and 
the results are presented in figure 5.14. 
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Figure 5.14: Designed linewidth minus the measured CD plotted against the designed 
width for 1:2 dense bridge structures. 
The most important point to notice here is the offset between the electrical and SEM 
results for the phase shifted structure which is about twice that observed for the binary 
structures. For CD-SEM linewidth measurement the threshold selected to define the 
edge of the feature has a systematic effect on the extracted width. It is possible that 
the presence of the alternating phase shifting elements affect the SEM image so that 
the tracks appear significantly wider than expected. It is also clear that the electrical 
results track each other very well with an almost constant offset. The CD-SEM results 
from the binary structures also show a similar pattern but this is not the case for the 
phase shifted results. There seems to be an additional uncertainty about these SEM 
measurements which supports the case for the use of electrical on-mask metrology. 
Unfortunately no SEM images are available of the phase shifted structures but 
figure 5.15 shows a typical image obtained from the binary section of the mask. 
01 
Electrical Linewidth Test Structures for Advanced Lithography 
Charging of the mask in the SEM chamber meant that the images obtained had poor 
contrast which is undesirable when attempting to make accurate CD measurements. 
Imaging the mask for 10 minutes led to an almost total loss of contrast. The sample 
then had to be removed from the chamber for at least 20 minutes before measurements 
could continue. Only 7 measurements could be completed in this time which does 
not does not compare well with the electrical tests where automation can allow the 
measurement of hundreds of structures in 30 minutes. 
Figure 5.15: SEM image of a nominally 0.7p.m wide binaiy feature. 
The results presented in figures 5.13 and 5.14 suggest that the difference between the 
measured and designed width is not a function of the linewidth. However, if the results 
from the dense structures are plotted as a function of the mark to space ratio for a 
certain linewidth it becomes clear that there is a significant proximity effect on the 
width of the bridge resistor. Figure 5.16 shows the electrical and SEM CD results for 
dense 0.4m structures. The difference between the designed and measured widths 
increases as the mark to space ratio becomes smaller. In other words, the measured 
width of the line decreases as the spacing between it and the surrounding dummy 
tracks increases. 
5.2.5 Conclusions and Further Work 
The preliminary measurements indicated that it is possible to probe test structures on 
chrome masks with anti-reflective coatings. However, suspected probe related problems 
make the measurements less repeatable than when probing the etched chrome pads. 
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Figure 5.16: Designed linewidth minus the measured CD plotted against mark to space 
ratio for 0.4m dense bridge structures. 
The measurements made on Greek cross structures show that the variability of the 
extracted sheet resistance is reduced by increasing the size of the cross. It is clear 
that the etching of the phase shifting elements has a strong effect on the geometry 
of the L-type cross structures. This leads to large errors in the very narrow crosses 
which cannot be removed through the use of the correction factor f. Further work will 
include the use of an Atomic Force Microscope (AFM) to investigate these structures 
in an attempt to fully explain the results. Future on-mask test structure layouts should 
use very large Greek crosses, or possibly box crosses, for R8 extraction rather than 
following the minimum feature size of the bridge section. In addition these should be 
isolated structures as there is no need to use phase shifting elements which can affect 
the geometry of the cross in order to print relatively large features. 
The electrical linewidth measurements show that the tracks are significantly narrower 
than the designed width and this may be partly due to the etching process used to 
remove the anti-reflective coating. There is also a systematic offset between binary and 
phase shifted dense tracks. Finally, there is a proximity effect in the dense structures 
which means that the width of the measured line increases as the spacing of the dummy 
tracks decreases. 
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Differences have been demonstrated between CD-SEM and electrical measurements. As 
expected there is a systematic offset between the ECD and SEM results obtained from 
the binary structures. What was unexpected was that the phase shifted lines, which 
appeared to be electrically narrower than the binary structures, were measured on the 
CD-SEM system as being significantly wider. This may be due to the phase shifting 
elements causing confusion about the position of the line edge. Charging of the mask 
in the SEM chamber also affects the measurement of linewidth leading to poor contrast 
and long testing times. This makes the possibility of using electrical test structures for 
mask metrology even more desirable. 
Further work will include using the mask to print test structures which can be measured 
electrically and with a CD-SEM system. The results will be compared with those 
made on the on-mask structures in order to extract information about the MEEF of 
the exposure system being used. On-mask linewidth structures will also be imaged 
using an AFM in order to investigate the offsets observed between phase shifted and 
binary structures. 
5.3 Optical Proximity Correction 
5.3.1 Background 
The introduction to this chapter stated that resolution enhancing schemes such as PSM 
can be used to image features with critical dimensions lower than the wavelength 
used in the exposure tool. The problem with printing sub-wavelength features is that 
the pattern becomes distorted because of optical or process proximity effects [135, 
143-1461. Figure 5.17(a) shows some of the effects observed with sub-wavelength 
features such as shortening of lines and rounding of corners. 
OPC is an attempt to make the final printed feature more closely match the desired 
layout by adding serifs to external corners and end lines, and removing opaque material 
at internal corners. The amount of material that is removed or added is a function of 
the surrounding pattern. A typical mask with OPC features and the corrected printed 
feature can be seen in figure 5.17(b). 
There is another effect observed in sub-wavelength metrology which means there is 
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Figure 5.17: (a)Schematic of mask layout without OPC and the resulting printed feature 
showing corner rounding and line shortening. (b)Schematic of mask layout 
with OPC and its printed feature which more closely fits the desired layout 
(dashed line). 
a critical dimension offset between densely packed and isolated lines. This is similar 
to the discrepancies observed with the PSM test structures in section 5.2. The effect 
is corrected either by adding sub-resolution assist features or by biasing the width 
of tracks depending upon their proximity to other features [137]. However, the 
work presented here focuses on linewidth test structures where the main interest is 
in examining the effect that OPC has on internal corners. For that reason proximity 
induced dimensional bias is not discussed. 
5.3.2 Effects of OPC on Linewidth Measurement 
Figure 5.18 shows a portion of a linewidth test structure illustrating the difference 
between the designed layout and the final mask geometry with OPC. It can be observed 
that the bridge section, which is to be measured, is narrowed near to the voltage taps 
in the version with OPC. It is therefore important to be sure that the correction that is 
applied to the design does not cause necking on the fabricated test structure leading to 
CD measurement errors. 
For simple structures such as that shown in Figure 5.18 OPC can be performed manually 
on a trial and error basis. In this work the OPC module within Depict (see section A.3.4) 
was used to generate mask designs with different degrees of OPC aggressiveness. The 
next step is to use these to calculate "aerial images", which represent the light intensity 
profiles in the image plane of the simulated stepper. The exposure wavelength used was 
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Figure 5.18: An example of a portion of a linewidth test structure showing the original 
CAD layout and the mask geometly with OPC. The feature size is 0.25jm. 
248nm with a numerical aperture (NA) of 0.48 and partial coherence (a) of 0.7. These 
images were then used to simulate the exposure and development of the photoresist. 
An example of the resulting three-dimensional resist pattern can be seen in figure 5.19. 
It is clear that proximity effects lead to rounding of the internal corners of the structure 
but the effect of the OPC reduces this, as can be seen in figure 5.20. 
Figure 5.19: 3-D plot of the pattern transferred into the photoresist after exposure and 
development of a key portion of a linewidth test structure. 
It can be observed that the proximity correction caused no reduction in the width of 
the measured track, except in the case with the maximum amount of OPC where the 
bridge was narrowed along the whole length. The resulting photoresist images were 
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Figure 5.20: Illustration of the way in which the image transferred to the photoresist is 
affected by the degree of OPC applied. 
then used to determine the exact geometries of test structures. Boundary information 
was extracted by taking a slice through the simulated photoresist pattern at a particular 
height. This data was used to generate grids in the Michelangelo visualisation and 
editing tool (see section A.3.5) for each level of OPC. These grids can then be used 
to simulate the electrical performance of the test structures using the Medici device 
simulator (see section A.3.6). 
The initial simulations examined the resistance of a single voltage tap in the linewidth 
structure. This is very important for electrical CD measurements because the effect of 
the voltage tap is to make the line appear shorter [100]. This means that the linewidth 
will be underestimated unless the length of the bridge section is significantly larger 
than the tap width [39, 40].  Reference [83] describes a test structure which allows the 
measurement of the tap induced, line shortening figure, SL, by using bridge sections 
which include dummy voltage taps. This allows the use of much shorter bridge sections 
which may be important in some processes where the uniformity of the conducting 
material is uncertain. 
One of the simulated tap sections, including the voltage contours, is shown in 
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for each level of OPC. The simulated resistance results are plotted in figure 5.22(a) 
while the calculated 5L values can be seen in figure 5.22(b). It is clear that the most 
aggressive OPC mask correction for 248nm exposures can reduce the value of SL 
by O.1m. The simulation of the designed mask geometry provides the theoretical 
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Figure 5.21: Schematic plan view of simulated voltage tap showing contours of potential. 
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Figure 5.22: (a) Simulated resistance of the voltage tap section for different degrees of 
OPC. The resistance obtained using the mask layout with no OPC is also 
indicated. (b) 8L values calculated from the tap resistances in (a). 
In order to further investigate the effects of OPC on the functionality of this bridge 
resistor linewidth structure simulations were also performed using the whole 
101 
-0.50 	0.00 	0.50 
DisLa,,e (tlicro,,$) 
-1.5 	-1.00 1.00 	1.50 	2.00 
IflIffiI 
Electrical Linewidth Test Structures for Advanced Lithography 
structure. The electrical CD of the bridge section of the structures is calculated using 
equation (2.20). A schematic view of one of the simulated linewidth structures, 
including voltage contours, can be seen in figure 5.23. 
Voltage Contours 
Figure 5.23: Schematic plan view of a simulated bridge resistor linewidth structure 
showing typical voltage contours during testing. 
It is possible to calculate the tap induced, line shortening effect by measuring the 
resistance of the whole structure including the voltage taps. Current is forced between 
the terminals at either end of the structure and the voltage is measured to give the 
total resistance R. By assuming the linewidth is 0.25im and knowing the value of 
R8  used in the simulation an apparent length for the structure can be calculated by 
rearranging equation (2.20). The line shortening effect of one voltage tap is simply 
given by half of the difference between the real (4om) and the apparent length of the 
bridge. Figure 5.24(a) shows 6L for this structure for different degrees of OPC. 
For this full structure there is a greater 5L at maximum OPC than for the previous 
simulations because part of the effect in this case comes from a thinning of the line 
between the voltage taps. For that reason it was decided that the SL values from 
figure 5.22(b) should be used to calculate corrected values of linewidth. Figure 5.24(b) 
shows the results of the linewidth measurement both with and without correction for 
line shortening, where R8 = 11/0. The corrected values of linewidth are all within 
1% of the nominal value of 0.25im except for that obtained from the structure with 
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the highest level of OPC. The proximity correction applied to this structure has actually 
















0.251 •• 4--  
0.24 	i 	 I 	I 	I 
No OPC Mkr OPC OPC 2 OPC 3 Mae OPC Mask 
Degree of OPC 
(b) 
 
No OPC Mm OPC OPC 2 	OPC 3 Max OPC Mask 
Degree of OPC 
(a) 
Figure 5.24: (a) Line shortening derived from simulations of a full, bridge resistor, 
line-width test structure. (b) Results of linewidth extraction along with 
measurements corrected for the line shortening effects of the voltage taps. 
5.3.3 Effects of OPC on Sheet Resistance Measurements 
From equation (2.20) it can be observed that any inaccuracy in the measurement of 
sheet resistance is directly transferred to the extracted value of linewidth [44, 51]. 
As geometries reduce, small asymmetries at the centre of the Greek cross, that were 
unimportant at larger dimensions, have the potential to significantly affect current 
flows. Figure 5.25 gives some examples of cross structures with severe asymmetries 
simulated in two-dimensions with Raphael (see section A.3.2). 
The method for extracting sheet resistance from a Greek cross structure is described in 
section 2.1.4. If the structure has 90° rotational symmetry then sheet resistance can be 
found using equation (2.18) with the correction factor f = 1. However, this is not the 
case for asymmetrical structures such as those in figure 5.25. The simulation results for 
every possible measurement orientation of these structures are presented in table 5.4. 
Obviously simulation results are not affected by any instrumentation problems and 
so reversing the current gives the same result, hence there are only four resistance 
columns. In addition, averaging together any pair of measurements which are at 90° 
to each other results in the same sheet resistance value. This is to be expected from 
the reciprocity relationship described in reference [37]. This reference also introduces 
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Figure 5.25: Schematic plan views offive cross structures with large asymmetrical features 
showing the voltage contours observed during simulations 
the correction factor f which is combined with the sheet resistance to correct for the 
effects of asymmetry A table of correction factors is provided in the appendix of this 
paper which covers values of asymmetry factor, FA, up to 14%. Table 5.5 extends this 
















00 900 1800 2700 
R1 &R2 R3&R4  R5 &R6 R7  &R8 
Greek 1 0.3023 0.1553 0.3023 0.1553 0.2288 64.294 0.9631 1.0369 0.9987 
Greek 2 0.3230 0.1432 0.3230 0.1433 0.2331 77.135 0.9462 1.0565 0.9997 
Greek 3 0.2585 0.1862 0.2585 0.1867 0.2225 32.513 0.9908 1.0079 0.9986 
Greek  0.3146 0.1484 0.3146 0.1478 0.2313 71.807 0.9537 1.0492 1.0006 
Greek  0.2785 0.1718 0.2785 0.1716 1 	0.2251 1 	47.395 0.9802 1.0205 1.0003 
Table 5.4: Simulated resistance values and the extracted sheet resistances for the structure 
shown in figure 5.25 (The value of sheet resistance in the simulations was 
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FA(%) 1-f(%) r 
11.95 0.1195 1.1271 
18.61 0.3006 1.2051 
29.14 0.7396 1.3411 
32.51 0.9223 1.3883 
46.63 1.9116 1.6080 
47.40 1.9762 1.6212 
64.29 3.6858 1.9475 
71.81 4.6322 2.1203 
77.14 5.3766 2.2555 
Table 5.5: Relationship between geometrical asymmetry factor FA and the sheet resistance 
correction factor f. r is the ratio between the values of V/I measured at the 00 
and 900  orientations, as in section 2.1.4. 
The use of OPC on a Greek cross structure could introduce asymmetries into the 
geometry and it is clear from the results above that this can have a huge effect on 
very small crosses. The Medici structure boundaries generated using Depict have been 
used to create new sheet resisitance test structures for simulation. An example of one 
of these crosses can be seen in figure 5.26. 
Vog 	Coni ours 
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Figure 5.26: Schematic plan view of a Greek cross structure with OPC generated by Depict. 
It shows equipotentials for the 00  orientation simulation. 
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The five simulated photoresist images shown in figure 5.20, along with the mask layout 
without OPC, were used to create Greek cross structure boundaries for simulation. 
Table 5.6 presents the results of the simulations perfomed using these structures. 
Because the asymmetries in these devices were very small no values for the correction 
factor f (f 1 in all cases) or for a corrected sheet resistance are given. 
Simulation R(01)(cl) R(900 )(cl) FA (%) R.uq(l) Rs(o/D) 
No oc 022051 0.22083 -0.14588 0.22067 1.00016 
Min OPC 0.22054 0.22110 -0.25225 0.22082 1.00083 
OPC 2 0.22080 0.22053 0.12402 0.22066 1.00012 
OPC 3 0.22060 0.22063 -0.01551 0.22061 0.99990 
Max OPC 0.22052 0.22077 -0.11530 1 	0.22064 1.00003 
Mask 0.22086 0.22053 0.15186 1 0.22069 1.00027 
Table 5.6: Sheet resistance results for simulated Greek crosses derived from Depict aerial 
images. The results obtained from the uncorrected CAD layout are also included 
5.3.4 OPC Conclusions 
This section has examined the effect of OPC on test structures designed to measure 
the electrical linewidth of tracks. It has been shown that OPC can reduce the value 
of voltage tap induced, line shortening for a 0.25jim wide track by between 0.1 and 
0.15km when using 248nm wavelength exposures. More importantly it has been shown 
that masks created by OPC software do not cause significant necking at the tap location 
and so can be safely applied to test structures. 
In addition, the extraction of sheet resistance from asymmetrical Greek crosses has 
been investigated and the correction factors for values of F11 of over 77% have been 
presented. It has been shown that these correction factors can be used confidently, 
even with very large asymmetry values. While in theory only four measurements are 
required to extract the sheet resistance it is proposed that for best accuracy all eight 
possible measurement combinations should be made and a correction factor applied if 
necessary. 
Finally, results for Greek cross structures exposed using OPC have been presented 




Examples of Process 
Characterisation Using Resistive 
Test Structures 
6.1 Introduction 
This chapter presents two examples of the use of sheet resistance and electrical 
linewidth test structures to characterise semiconductor fabrication processes. These 
structures are ideally suited to this task because of the information that they can 
provide. Sheet resistance information can be used to characterise a deposition process 
by showing how the thickness changes with time. This could reveal whether or 
not the deposition rate is uniform. Sheet resistance structures could also be used 
to characterise an etch process where an increase in RS would be observed when 
a conducting film is being thinned. Similarly, a linewidth structure would provide 
information about lateral etching of features. However, the most obvious use for an 
electrical linewidth structure is in the extraction of the minimum feature size capability 
of a photolithographic process. 
The first example (section 6.2) of process characterisation described in this chapter is 
concerned with the effect of a bulk silicon wet etch on aluminium metallisation. Cross 
bridge test structures have been used to extract both sheet resistance and linewidth. 
The R8  data provides information about vertical etching of the aluminium while the 
ECD results indicate whether or not the metal features are becoming narrower due to 
exposure to the etchant. 
The second example (section 6.3) describes test structures which have been used to 
characterise a Focused Ion Beam (FIB) induced platinum deposition process. Box cross 
type structures were used to extract the sheet resistance of the deposited platinum film. 
This data was then used to predict the resistances of Pt tracks fabricated using the same 
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process. This section also includes details of computer simulations performed in order 
to find the ideal geometry for the cross structures. 
6.2 	Example 1: Characterisation of a Silicon Wet Etch Process 
6.2.1 Introduction 
Anisotropic wet etching of silicon is a central technology in Micro-Electro-Mechanical 
Systems (MEMS) fabrication. This is typically achieved using alkaline solutions such as 
sodium hydroxide (NaOH), potassium hydroxide (KOH) and tetrarnethyl ammonium 
hydroxide (TMAH). Unfortunately these etchants are incompatible with aluminium 
metallisation which makes the integration of MEMS elements with CMOS electronics 
problematic [147, 148]. References [149] and [150] describe the development of a 
TMAH based solution which has been shown to passivate aluminium metallisation 
while still giving a silicon etch rate of 1.1im/min in the [110] direction. This is 
accomplished by adding sodium silicate solution, also known as water glass, to the 
TMAH. One additional problem encountered with such alkaline silicon etchants is 
hillock formation where pyramidal features form on the etched (100) Si surface [151, 
152]. The addition of the strong oxidiser ammonium persulfate (APS) to the etch 
mixture prevents this effect and improves the quality of the surface [153]. The 
composition of the resultant etchant mixture can be found in table 6.1. 
Chemical 	 Concentration 
Tetramethyl Ammonium Hydroxide (TMAH) 	5% by weight 
Sodium Silicate Solution (Water Glass) 	 64g SiO2  1_i 
Ammonium Persulfate (APS) 	 5g l' 
De-Ionised Water 	 To total volume of 0.81 
Table 6.1: Composition of TMAH based anisotropic bulk silicon etchant which passivates 
aluminium and improves the quality of the etched Si surface [149]. 
Initially the effect of the etch process on aluminium was characterised simply 
by observations using an optical microscope [149]. This is a purely qualitative 
measurement which does not provide information about the electrical properties of 
the remaining metal. In order to fully characterise this composition of etch solution 
the electrical and physical characteristics were measured and analysed. Electrical 
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characterisation was performed with a standard cross-bridge test structure [45] 
measured using an HP4062B parametric test system and a Solartron voltmeter (see 
sections A.2.1 and A.2.2), while the physical analysis utilised a Scanning Electron 
Microscope (SEM). Initial results were published in reference [154] and this section 
will review that work and present the results of further experiments using the TMAH 
based etchant. 
6.2.2 Test Structure Design 
W=4.0 L=800 
OFF-, i- N 	- 0 Fig 9 : MW 19 
=jJW=8.0 L=1200 
Figure 6.1: Aluminium cross-bridge test structure layout. 
The test structures chosen for this investigation were part of a layout originally designed 
to characterise a damascene metallisation process and can be seen in figure 6.1 [50]. 
The tracks have nominal design widths of 3, 4, 7, and 8m with measured bridge 
lengths of 800gm for the two narrower tracks, and 1200jm for the wider tracks. The 
pad configuration was designed to enable measurement using a standard 2 xn probe 
card. Cross-bridge test structures were selected because they are able to measure both 
the sheet resistance and linewidth, and hence can help determine if the TMAH etch is 
thinning and/or narrowing the aluminium features. 
Figure 6.2 illustrates three possible options for the fabrication of the test structures. 
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Each arrangement allows a different effect of the wet etch to be measured and requires 
a different fabrication technique. However, they all share the common layout design 
shown in figure 6.1. Type A structures are fabricated by using a Reactive Ion Etch (RIE) 
to remove the excess aluminium. This exposes three sides of the aluminium track to the 
wet etch which can then affect both the width and the thickness. Type B structures are 
fabricated using a CMP (Chemical Mechanical Planarisation) damascene process [121] 
where trenches are etched in the oxide followed by the deposition of aluminium to 
fill the trenches. Excess metal is then removed through CMP leaving the metal filled 
trenches. In this case only the top surface of the track is exposed to the etchant. Type 
C is a further option, similar to type A, with a protective layer of, for example, Si02 on 
top of the aluminium which would allow the sidewall etch rate to be evaluated. This 
type of structure has not been considered here. 






Figure 6.2: Schematic cross sections through aluminium tracks showing possible test 
structure configurations. 
6.2.3 Type A Test Structures 
The initial investigation described in [154] used type A structures to characterise the 
effect of the TMAH based etch. The test structures were fabricated on 3-inch (100) 
silicon wafers covered in 1m thick, thermally grown, wet oxide. Half of the wafers 
were sputtered with 1/-Lm of pure aluminium while the rest received the same thickness 
of Al/1%Si. The structures shown in figure 6.1 were printed using a 5x exposure 
tool, and the exposed metal reactively ion etched. It should be noted that these initial 
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samples were not annealed. 
The pure aluminium samples were initially etched in the TMAH based solution for one 
hour, and then at intervals of 30 minutes up to a total etch time of 3.5 hours. The etch 
was carried out in a 11 beaker with 0.81 of etch mixture. A reflux condenser was used 
to keep the concentration stable, and the temperature was kept at 80 + 2°C using a 
temperature controlled hot plate. A 250 rev/min magnetic stirrer was used to keep the 
solution homogeneous both with respect to concentration and temperature. The setup 
is illustrated in figure 6.3. 








Magnetic stirrer/Heater plate 
Figure 6.3: Schematic diagram of the equipment used to perform the etching experiments. 
After each etch the wafer was rinsed and dried before both the electrical and physical 
effects on the aluminium lines (3, 4, and 7tm wide) were evaluated. SEM images of 
one of the pure aluminium tracks at various stages of the etch process can be seen in 
Figure 6.4. It can be observed that the roughness of the surface increases with etch 
time, and the grains can be easily identified. 
The Greek cross sections of the test structures were measured in order to extract the 
sheet resistance and to reveal if the effective thickness of the metal is being reduced by 
the etch process. Initially, structures were measured on four different test die spread 
evenly over the wafer. The results from the structures with a nominal feature size of 
3im are presented in figure 6.5. There is significant variation in R8 from die to die, 
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(a) Before TMAH etch 	 (b) After 1 hour of TMAH etch 
(c) After 3.5 hours of TMAH etch 
Figure 6.4: SEM micrographs of type A, pure aluminium tracks. 
which is caused by uneven aluminium deposition, but the trend of the data with etch 
time is similar for all four structures. The results indicate that sheet resistance increases 
linearly with etch time. 
Any increase in sheet resistance suggests a decrease in the effective thickness of the 
track. The electrical measurements therefore indicate that the pure aluminium lines 
are monotonically becoming thinner throughout the etch time. The SEM images show 
that the top surface of the metal becomes rougher during the etch and that the grain 
structure becomes more defined. This suggests that the etching predominantly occurs 
along the grain boundaries leading to a non-uniform cross section similar to that 
illustrated in figure 6.6. The effect of this would be an increase in the measured sheet 
resistance, but this will vary depending on the initial grain size of the deposited material 
and the dimensions of the Greek cross. Reference [41] is an investigation of the effects 
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Figure 6.5: Sheet resistance versus etch time for type A, pure aluminium structures. The 
straight lines are fitted to the measurement data by linear regression (L.R.). 
of non-uniform sheet resistance on the operation of four-terminal cross structures with 
different geometries. The conclusion of the paper is that Greek crosses with wide arms 
or some form of box cross should be used in such a situation to extract the mean value 
of sheet resistance. 
Figure 6.6: Schematic cross section through an aluminium feature where etching has 
occurred along grain boundaries. 
The sheet resistance results were then used in the calculation of the width of the bridge 
section of each structure. The ECD results will indicate whether or not the etch solution 
is attacking the sides of the aluminium tracks and reducing the width. Figure 6.7 shows 
that the linewidth does not vary significantly over the 3.5 hours of etching. There are 
a number of possible reasons why the tracks are not attacked from the sides by the 
etchant. Firstly, as the nominal Al thickness is 1tm, the lines are between 3 to 8 times 
wider than they are thick, making the surface area available for etching smaller. In 
addition, the sidewalls do not have the same grain structure as the top surface. As the 
SEM micrographs show, the sidewalls are much smoother than the top surface and have 
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no visible grain structure. This further reduces the surface area and therefore leads to 
slower etching. 
81. 
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Figure 6.7: Electrical linewidth versus etch time for type A, pure aluminium structures. 
The lines are linear fits to the data. 
In order to provide more information about the initial period of etching, it was decided 
to monitor the Al/1%Si samples at 15 minute intervals during the first hour, and then 
at 30 minute intervals up to the total etch time of 3.5 hours. SEM images of a type-A 
Al/1%Si track at various stages during the wet etching process can be seen in figure 6.8. 
It appears, from figures 6.8(a) to 6.8(c), that the surface roughness increases during 
the first 30 minutes of etching. However, comparison of figures 6.8(c) and 6.8(d) 
shows there is little additional etching after the initial 30 minutes. This suggests 
that the surface of the Al/1%Si is passivated after a certain length of exposure to 
the etch mixture. The electrical results appear to confirm this hypothesis as the sheet 
resistance increases during the initial period of etching, but remains approximately 
constant for the final 3 hours of etching. The results of R8 measurements are presented 
in figure 6.9(a) while figure 6.9(b) shows the measured electrical linewidths. The ECD 
results indicate that, as with the pure aluminium structures, there is little or no etching 
along the sides of the tracks and it is for this reason that type C structures were not 
investigated. 
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(a) Before TMAH etch 
(c) After 30 minutes of TMAH etch 
(b) After 15 minutes of TMAH etch 
(d) After 3.5 hours of TMAH etch 
Figure 6.8: SEM micrographs of type A, Al/i %Si: tracks 
6.2.4 Type B Test Structures 
A number of type B structures were fabricated in order to extend the results presented 
in the initial study. The fabrication of the damascene metal samples begins with the 
growth of thermal oxide over the whole of the blank wafer. The thickness of the 
oxide was measured using a Nanospec optical metrology tool and was found to be 
1.07m. The wafer was then patterned using a dark field (negative) version of the 
mask used to print the type A structures. This leaves the desired features exposed while 
the field oxide remains covered by photoresist. Next, the wafer undergoes a reactive ion 
etch which completely clears the oxide from the exposed trenches. A second thermal 
oxidation step follows the oxide etch and ensures that the metal features are isolated 
from the silicon substrate. The field oxide thickness after the second oxidation was 
1.15m while the thickness at the bottom of the etched features was found to be 
'220nm. This makes the approximate depth of the trenches 930nm. The wafer was 
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Figure 6.9: (a) Sheet resistance plotted against etch time for type A, Al/i %Si structures. 
The mean value of R,5  for each etch time is also plotted (b) Electrical linewidth 
versus etch time for the same structures. The straight lines are linear fits to 
the data. 
then sputtered with approximately 1.4/1m of A1/1%Si in order to fill the trenches and 
placed on a CMP polishing tool for damascene processing. After polishing for around 
10 minutes the metal structures are cleared and ready for testing. SEM images of 
the damascene aluminium tracks at different stages of wet etching are presented in 
figure 6.10. 
The first of the images (6.10(a)) shows a 7p.m wide track before the first TMAH etch. 
The difference between the surface of the metal here and that shown in figures 6.4(a) 
and 6.8(a) is clearly evident. Instead of the clear grain structure observed with the 
type A lines the surface of the polished tracks appears to be reasonably smooth and 
uniform, apart from the occasional scratch mark caused by debris in the CMP slurry. 
The SEM images taken after the wet etching use a higher magnification but these again 
show a surface with a uniform roughness where there is no sign of the aluminium grain 
structure. Scratches caused during polishing can also still be seen on the metal surface 
after exposure to TMAH. The type-B structures were electrically tested before and after 
every 15 minutes of TMAH exposure up to a maximum of 1 hour. The sheet resistance 
and ECD results obtained are presented in figure 6.11 
The first important issue with the sheet resistance results (figure 6.11(a)) is the 
variation with nominal linewidth where the sheet resistance increases with the feature 
size. This is likely to be an effect of CMP induced dishing which thins the metal in 
proportion to the width of the trench as described in chapter 3. The variation of 
the sheet resistance over the 60 minutes of wet etching is between 0.002-0.003Q/D 
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(a) Before TMAH etch (b) After 30 minutes of TMAH etch 
(c) After 1 hour of TMAH etch 
Figure 6.10: SEM micrographs of type B, Al/i %Si tracks. 
which is similar to the change in Rs observed during the first hour of etching with the 
type-A structures. Although there is no visible sign of etching occurring along grain 
boundaries, as is the case with the type-A structures, it is clear that there is a reduction 
in the conducting thickness of the aluminium. As the metal used was A1/1%Si it should 
be expected that the surface will become passivated and the sheet resistance become 
constant after the first hour of etching as in figure 6.9(a). Unfortunately, data from 
type-B structures which have been etched for longer than 60 minutes is not available so 
this cannot be confirmed. The electrical linewidth results (figure 6.11(b)) suggest there 
is little change in the width of the tracks with increasing TMAH etch time. This is to be 
expected because the sides of the damascene features are not exposed to the etchant. 
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Figure 6.11: (a) Mean Sheet resistance plotted against etch time for type B, All] %Si 
structures. (b) Mean ECD versus etch time for the same structures. The 
straight lines are linear fits to the data. 
6.2.5 Conclusions 
The effect of a TMAH based, bulk silicon etch solution on aluminium metallisation has 
been investigated through the use of electrical sheet resistance and linewidth structures. 
The etchant was developed to passivate aluminium and prevent its removal while still 
providing a good [110] silicon etch rate and reducing hillock formation on etched 
Si surfaces. The initial experiments used type-A structures where both the top metal 
surface and sidewalls are exposed to the etchant. Electrical results from pure aluminium 
test structures showed that the sheet resistance increased linearly with etch time while 
the linewidth remained constant. SEM images of the tracks indicate that etching occurs 
primarily along the aluminium grain boundaries leading to increased surface roughness 
and a reduction in the average thickness. 
A further set of type-A structures fabricated using Al/1%Si alloy were subjected to the 
same process and provided interesting results. The sheet resistance does not increase 
significantly after the first 30 minutes of etching so it appears that the etching of the 
metal ceases at this time. SEM images show that the surface roughness of the Al/1%Si 
tracks did not change significantly after the first 30 minutes which suggests that the 
aluminium surface is completely passivated. 
The final experiment involved test structures fabricated using a damascene process 
which meant that only the top surface of the metallisation was exposed to the wet 
etch. There was no distinct grain structure visible at the surface of the polished tracks 
either before or after exposure to the TMAH. However it does appear that the tracks 
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were being thinned as the sheet resistance increased with etch time at a similar rate 
to that observed with the type-A structures. As expected, the linewidths of the type-B 
structures were not affected by the wet etch. 
6.3 Example 2: Characterisation of Platinum Deposited by 
Focused Ion Beam 
6.3.1 Introduction 
A focused ion beam system is similar to a Scanning Electron Microscope (SEM) but 
uses a beam of Ga ions produced by a Liquid Metal Ion Source (LMIS) rather than 
electrons from a field emission source. A schematic view of a typical FIB column can 
be seen in figure 6.12 [155]. It can be used to image surfaces in a similar manner to a 
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Figure 6.12: Schematic cross section through a standard FIB column showing the 
important elements. 
The cutting operation is performed by using the ion beam to physically remove (sputter) 
atoms from the sample surface. This technique can be used to cut through passivation 
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to the required level of metallisation in order to break a track or create a via. It is 
possible to obtain an enhanced etch rate with certain materials by adding iodine gas 
to the chamber. This increases selectivity between aluminium and silicon dioxide when 
cutting metal tracks and also prevents the redeposition of the etched aluminium. 
A FIB system can also be used to selectively deposit metal on to the surface by ion 
beam induced deposition. Straps of metal deposited in this way can be used to create 
new connections between tracks once the FIB has cut vias through the passivation and 
the interlayer dielectric. This technique can be used to repair or modify an integrated 
circuit and can significantly reduce the time taken in debugging designs. 
Platinum is the most common choice for use in integrated circuit repair and 
modification because it is inert in air and does not cause contamination of the circuit 
if deposited directly onto the silicon [157]. In order to deposit metal using the ion 
beam an organometallic precursor gas, (methylcyclopentadientyl)trimethyl platinum, 
is injected into the vacuum chamber through a needle close to the sample surface. This 
is adsorbed onto the surface and decomposes under the scanned ion beam to leave the 
deposited metal, as illustrated in figure 6.13. The FIB deposited platinum film can have 
a high concentration of contaminants such as carbon, which are also a product of the 
decomposition of the organometallic precursor. Typical resistivities for this material 
can range from 70pS-cm to over 1000p-cm [157] whereas the bulk resistivity of pure 
platinum is approximately 1O-cm [116]. 
Figure 6.13: Schematic illustration of ion beam induced platinum deposition. 
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The quality of the film, its thickness, and therefore its sheet resistance, are functions of 
the ion beam current, the deposition time and the ion beam scan area. The deposition 
process needs to be characterised for each FIB system so that the basic electrical 
properties of a platinum strap can be predicted [156]. The typical requirement for 
a platinum strap is simply to have a low enough resistance to give a good electrical 
connection. The motivation for this study was to characterise the platinum deposition 
process so that resistive elements with a known value can be deposited. 
6.3.2 Test Structures 
The design of test structures for the characterisation of the platinum deposition process 
is complicated by the fact that it is only possible to deposit rectangular geometries. To 
fully characterise the platinum films the sheet resistance must be determined in terms 
of the deposition process variables. This information can then be used to predict the 
resistance of platinum tracks. The test chip also needed to include structures which 
can accurately measure the resistance of a conducting track so that the homogeneous 
nature and uniformity of the sheet resistance data could be confirmed. 
6.3.2.1 Test Structure Design 
There are many methods available for measuring the sheet resistance of the deposited 
platinum. The simplest technique is to deposit a very large area of metal and then use 
a four point probe technique [28]. The problem with this method is the relationship 
between the deposition rate, the beam current and the scan area. Large areas take a 
long time to deposit unless the beam current is increased proportionately. The manual 
for the FEI FIB 200 workstation used for this work recommends a beam current density 
in the range of 2-6pAim 2 and a maximum of 2pAm 2 for beam currents above 
mA [158]. Hence, a platinum square with a 50im side requires a beam current of 5nA 
compared to the standard beam current of 150pA. 
The alternative to the large deposition areas required by a four point probe technique 
is to use some version of the four-terminal van der Pauw [33, 341 sheet resistance 
structure such as a Greek [38] or a box cross [36]. The method of extracting the sheet 
resistance from these test structures is described in section 2.1.4. However, the fact that 
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the FIB is limited to depositing rectangular geometries prevents the use of standard test 
structures. For example, a Greek cross would require at least three deposition regions 
connected together without any overlap which is completely impractical. The standard 
structures need to be adapted to meet the capabilities of the FIB system. The approach 
selected involved the design and fabrication of a set of aluminium features which 
form the basis of standard test structures. These are then completed by depositing 
a rectangular area of platinum. Figure 6.14 shows the aluminium layout for a box cross 
sheet resistance structure. 
Figure 6.14: Aluminium layout for a Pt box cross sheet resistor 
The structure is completed by depositing a square area of platinum between the 
aluminium voltage taps at the centre resulting in a box cross. The full design includes 
a number of these structures with different spacings between the voltage taps to allow 
a number of box cross sizes to be fabricated. The ideal four-terminal van der Pauw 
sheet resistance structure is a homogeneous conducting film with an arbitrary shape 
and four point contacts on the boundary [33]. Real structures like Greek and box 
crosses can have finite contacts, and still provide accurate values of R, if they follow 
certain design rules [36, 40]. In the platinum box cross structures the contacts between 
the aluminium taps and the box can make up a significant proportion of the box area. 
This can be seen in figure 6.15 which shows the geometry used for the initial set of test 
structures which were fabricated. 
It was decided that simulations of these structures should be performed to investigate 
any relationship between the size of the box and the accuracy of the measurements. 
In these simulations the width of the voltage taps (Wtap) was set to 1/Lm. Three sets 
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Aluminium 	FIIJ 	FIB Platinum 
Wap _1JJm 
- 	WbOX= 8tm 
Ltap_1.5Jifl 
Figure 6.15: Schematic plan view of the centre of an 8 x 8pm box cross structure. 
of simulations were performed with different overlaps (L10 = 1.5, 0.5 and 0.25pm) 
between the box and the aluminium taps. The sheet resistance of the box section was 
set to IQ/E1 while its dimensions were were varied from 5 x 5pm up to 25 x 25/2m. All 
of the simulations were performed in two dimensions using the Raphael package from 
Avant! and the results can be seen in figure 6.16. 
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Figure 6.16: Graph of sheet resistance against box dimensions forsimulated platinum box 
cross structures with different voltage tap overlaps. 
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The results show that the extracted sheet resistance approaches the actual value as the 
size of the box increases. The error observed for a box structure with Wb0 = 5pm 
is almost 50% for a tap overlap of 1.5pm. However, figure 6.16 indicates that this 
error can be significantly reduced by making Ltap  smaller. Figure 6.16 also suggests 
that large box crosses should be used to increase the accuracy. The dilemma is that 
large deposition areas either require high beam currents or a long deposition time. The 
smaller structures also have areas closer to the dimensions of normal platinum straps. 
It was for this reason and also to ensure good contacts that the first set of box cross 
structures fabricated had the dimensions detailed in figure 6.15. 
Asymmetries in van der Pauw structures can lead to errors in the extraction of sheet 
resistance. This would be the case if there was misalignment between the aluminium 
features and the platinum box. In order to investigate this a second set of simulations 
were performed which examined the effects of box misalignment. Box cross structures 
where W!)QX = 5, 10, 20 and 25pm were simulated in two dimensions with L10 = 1pm 
and misalignments ranging from +0.9 to —0.9im in X and Y. The box sheet resistance 
was again set to ill/El. Table 6.2 shows the results of the simulations with no 
misalignment and the results from structures with the maximum misalignment where 
Xoffset = Yo ff set = ±0.9pm. The table also shows the percentage difference between 
the sheet resistances. The results show that the effect of misalignment is dependent on 
the size of the box cross with the smallest changes in measured R8 being observed with 
the largest boxes. 
Box X0 ff t = Opm XO ff t = 0.9pm Diffe- 
Size Yoffset = Opm Yoffset = 0.9pm rence 
(pm) R, (1l/D) R8 (Il/El) (%) 
5 0.7137 0.7822 8.757 
10 0.9243 0.9334 0.97 
20 0.9811 0.9795 0.23 
25 0.9874 0.9863 0.11 
Table 6.2: Results of simulating the effects of misalignment on different sizes of box cross 
structure. 
In addition to the sheet resistance measurement structures, the test chip also includes 
aluminium features which can be used to create a four-terminal bridge resistance 
structure. The aluminium layout for one such structure can be seen in figure 6.17. 
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Figure 6.17: Aluminium layout used to form Pt bridge resistance test structure. 
In this case the structure is completed by the deposition of a narrow strap of platinum 
between the aluminium taps to form the bridge resistor. The four-terminal bridge 
resistor is a Kelvin test structure which can be used to measure the resistance of a 
conducting track. Its main application is as part of a linewidth measurement test 
structure [45].  The full test chip layout contains a number of cross and bridge type 
structures with a range of possible platinum deposition sizes. 
6.3.2.2 Test Structure Fabrication 
The platinum test structure fabrication process begins with the aluminium layout 
which is patterned into 500nm thick Al deposited on a silicon wafer. The wafers 
used have a thin layer of thermally grown oxide which isolates the substrate from 
the aluminium structures. Once the desired deposition area is identified the tips of 
the aluminium tracks that will connect the platinum structure to the probe pads are 
cleaned. Aluminium oxide forms on any bare Al surface as soon as it comes into contact 
with air and must be removed in order to make a good contact. An additional problem 
was encountered with the initial set of samples where some sort of residue, possibly 
photoresist, was observed on the surface of the narrow voltage taps. The cleaning 
was performed by focusing the FIB closely on the end of the tap and imaging it until 
the residue appeared to have been removed. When the first platinum depositions were 
performed the oxide on the back side of the wafer led to charging of the surface causing 
the beam scan to shift after alignment. The result of this was that platinum was not 
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deposited in the desired area. This was overcome by removing the oxide from the back 
of the wafer with a short wet etch in buffered HF solution. 
As previously mentioned, the three main deposition process variables that affect the 
resistance of a platinum feature are the deposition area, the deposition time and the 
beam current. The deposition rate and the quality of the platinum film are dependent 
upon the beam current and the area which is being deposited. All of the structures 
fabricated so far for this study used a nominal ion beam current setting of 150pA as this 
is the same current used for strap deposition in normal operation. However, wear on the 
aperture in the FIB column gives an actual beam current which is typically between 190 
and 200pA. If the beam scan area is also kept constant then the thickness of the film, 
and therefore its sheet resistance, should be solely controlled by the deposition time. 
As an initial experiment a set of twelve box cross structures were fabricated where the 
deposition area was 64pm2 (8 x 8pm) as illustrated in figure 6.15. A very conservative 
overlap between the box and the Al taps was used (Liap = 1.5pm) to ensure good 
contact but it should be possible to reduce this in future and improve the accuracy of 
the measurements. 
The FIB system calculates a thickness for the deposited material based on the beam 
current, the deposition time and the area. Using this as a guideline the deposition 
times were set to give structures with nominal thicknesses from 500nm down to 60nm. 
The actual deposition times varied from about 330s for the thickest film down to 40s 
for the thinnest. 
6.3.3 Initial Box Cross Results 
The 8 x 8m box cross structures were tested electrically using the HP4062B/Solartron 
test system described in section A.2, and sheet resistance values were extracted. The 
simulation results in figure 6.16 reveal that an error of about 20% should be expected in 
the sheet resistance. The results of the R8 measurements are presented in figure 6.18. 
The graph also includes the result of adding 20% to each of the values and reciprocal 
functions which were fitted to each set of data. 
The results indicate that the sheet resistance of the deposited platinum is inversely 
proportional to the nominal thickness or deposition time. As the deposition area and 
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Figure 6.18: Graph of sheet resistance against nominal thickness for 8 x 8m box cross 
test structures. 
beam current were the same for each structure then the deposition rate and material 
resistivity p should also be constant. Therefore, the thickness t will increase with time 
at a constant rate and as R5 = there should be an inverse relationship between the 
sheet resistance and the deposition time. 
One of the box cross structures has been measured using an Atomic Force Microscope 
(AFM) and the resulting image can be seen in figure 6.19. 
P. 
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2 3.276 UM/diV 
Figure 6.19: 13 x 13im AFM scan of a FIB platinum box cross structure. 
A sectional analysis of the scan indicated that the platinum film thickness was between 
320 and 335nm but the nominal thickness calculated by the FIB system for this structure 
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was only 220nm. For this reason, the nominal thickness was ignored in subsequent 
experiments and the deposition time became the important variable. 
6.3.4 Diagonal Box Cross Test Structures 
The large errors associated with orthogonal box cross structures like that shown in 
figure 6.15 led to the consideration of other possible box cross geometries. Further 
simulations were performed using layouts where the box section of the structure 
is rotated through 450  as shown in figure 6.20. Structures were simulated with 
different tap spacings (Stap) ranging from 5im to 25km and the results can be seen 
in figure 6.21. The sheet resistance of the box section of the structure is set to IQ/E]  
and the tap width W = ljtm as in the previous simulations. The dimensions of the 
box sections of the simulated structures were calculated using 
Wb0 
- 	+ S10P 	
(6.1) 
The result of using this equation is that the area of the tap overlap with the box 
is 0.25,um2. This is the same as an orthogonal box cross with L 0 = 0.25ILm and 
figure 6.21 also includes the results of those simulations for comparison. 
FIB Platinum 
Stap 8m 




Figure 6.20: Schematic plan view of the centre of a diagonal 7 x 7im box cross structure. 
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Figure 6.21: Graph of sheet resistance against voltage tap spacing for simulated diagonal 
box cross test structures. The results from simulations of orthogonal 
structures with Ltap = 0.25jm are also plotted. 
It is clear that a much more accurate value of sheet resistance can be extracted from 
the diagonal box cross structures. The error in R8 is less than 1% even for the smallest 
structure. The test chip includes a cross layout where the aluminium taps are 8im 
apart. A diagonal box of FIB deposited platinum with sides of 7m placed over these 
taps should give a sheet resistance error of about 0.1% according to the simulation 
results. A number of these structures have been fabricated with a beam current of 
about 200pA and deposition times varying from 30s to 250s. The results of extracting 
sheet resistance from these structures can be seen in figure 6.22. 
The data indicates that, as expected, the sheet resistance is inversely proportional to 
the deposition time though there is some variation of the sheet resistance away from 
the linear regression curve fitted to the data. There was concern that this variation may 
have been caused by misalignment between the taps and the platinum square as was 
observed in the simulations of orthogonal box crosses. It is difficult to achieve perfect 
alignment between the aluminium and platinum and a resulting structure similar to 
that shown in Fig. 6.23 is more typical. 
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Figure 6.22: Sheet resistance versus the reciprocal of deposition time for diagonal box 
cross test structures with 	- 8pm and WbOT = 7pm. The dotted line is a 
linear fit to the data. 
Figure 6.23: FIB image of a diagonally orientated platinum sheet resistance test structure 
showing the misalignment between the aluminium taps and the FIB 
deposition 
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In order to quantify the effect of misalignment a further set of simulations were 
performed using a diagonal box cross structure. The nominal dimensions of the box 
cross are the same as in Fig. 6.20 and the maximum offset in X or in Y was 0.5/-Lm to 
ensure that all four taps still make contact to the box. The results of the simulations are 
presented in table 6.3 and these suggest that misalignment has a minimal effect on the 
measurement of sheet resistance from these structures. 
X0ff  (m) Y011 (pm) R8 (1/0) Error (%) 
-0.5 -0.5 0.991 0.9 
0.5 -0.5 0.991 0.9 
0 0 0.992 0.8 
-0.5 0.5 0.991 0.9 
0.5 0.5 0.991 0.9 
Table 6.3: Results of simulating the effects of misalignment on a diagonal box cross 
structure. 
6.3.5 Bridge Test Structures 
A small number of bridge resistor structures have been fabricated using the aluminium 
layout shown in figure 6.17. Figure 6.24 shows one of these structures. 
Figure 6.24: Photomicrograph of a hybrid aluminium/platinum four-terminal bridge 
resistor test structure. 
This initial set of bridge resistors were fabricated with the same beam current and the 
same nominal thicknesses as the orthogonal box cross structures. However the strap 
deposition area was not the same being 55p M2  rather than 64im2. Therefore, the 
sheet resistance information from the initial box cross structures should not be used to 
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predict the resistance of these lines. The results of electrical measurements made on 
these bridge structures are presented in figure 6.25. 
100 	150 	200 	250 	300 	350 	400 	450 	500 
Nominal Thickness (nm) 
Figure 6.25: Resistance against nominal thickness for four-terminal bridge resistor 
structures. 
As was expected, the results show that the resistance is inversely proportional to the 
material thickness. However, these bridge structures are not quite ideal because they 
do not allow true Kelvin measurements. The reason for this is that the current forcing 
terminals are connected to the voltage taps. Hence, the resistance measured with these 
structures may include some of the contact resistance between the platinum and the 
aluminium. In order to overcome this problem, the FIB system was used in enhanced 
etch ion milling mode to remove some of the aluminium and disconnect the force 
terminals from the voltage taps. Figure 6.26 shows the result of altering the aluminium 
layout. 
The next step is to fabricate bridge resistors using these modified structures. The 
deposition area for the strap which will complete the structure was set to be the 
same as that used for the diagonal box crosses in section 6.3.4, i.e. 49jm2. The 
distance between the current forcing terminals is 72,um and so the strap length must 
be greater than this. The dimensions were chosen to be 0.5 x 98/um which gives the 
desired deposition area. An example of one of these Kelvin bridge resistors can be seen 
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Figure 6.26: FIB image of the alteration made to the aluminium test structure to allow 
Kelvin measurements. 
in figure 6.27. A number of these structures were fabricated with deposition times 
ranging from 60 to 240 seconds and the results of electrical measurements made on 
these resistors are presented in Fig. 6.28. 
Figure 6.27: Photomicrograph of a four-terminal Kelvin bridge resistor test structure. The 
dark strip is the platinum strap connecting the aluminium terminals. 
Figure 6.28 also shows the predicted line resistance determined from the linear fit to 
the sheet resistance date in figure 6.22. The measurement results are all within 10% of 
the predicted value except for those taken from the strap with the shortest deposition 
time. The thickness of the platinum tracks was measured using a Veeco Dektak surface 
profiler and the results are presented in figure 6.29(a). The film thickness data can then 
be used to calculate the resistivity of the conducting material assuming the linewidth is 
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Figure 6.28: Resistance versus the inverse of of deposition time for Kelvin bridge resistor 
structures including the predicted line resistance. 
0.5tm. These figures are plotted against deposition time in figure 6.29(b). 
The resistivity should be a constant if the process parameters of deposition area and 
beam current are also constant. The results in figure 6.29(b) suggest that the resistivity 
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Figure 6.29: (a) Film thickness of Kelvin bridge structures measured with Dektak against 
deposition time. (b) Resistivity of FIB platinum plotted against deposition 
time. 
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6.3.6 Conclusions and Further Work 
A methodology has been presented which allows the measurement of the sheet 
resistance of platinum films created by focused ion beam deposition. The geometry of 
the test structures can lead to errors in the extracted value of RS and these have been 
quantified by simulations which showed that the errors reduce as the platinum box 
size increases. Further simulations which investigated the effects of misalignment on 
the measurement accuracy have also shown that the effects of alignment errors are 
minimised with larger structures. 
An initial set of box cross test structures were fabricated with a platinum deposition area 
of 64im2. The results indicated that the sheet resistance was, as expected, inversely 
proportional to the deposition time. This indicates that the deposition rate and material 
resistivity are constants for structures with the same area deposited using the same ion 
beam current. 
Simulations of box cross structures fabricated with the wafer rotated through 450 
indicate that accurate values of R8 can be extracted even when the dimensions of the 
box are much smaller than required with the original, orthogonal structures. Electrical 
measurements of diagonal box crosses again indicated that sheet resistance is inversely 
proportional to deposition time. The results of these measurements were used to 
estimate the resistance of platinum tracks deposited with the same process parameters. 
A set of platinum Kelvin bridge resistor structures were fabricated with the same area 
and using the same beam current as the diagonal box cross structures. The results of 
electrical measurements have shown that it is possible to predict, with some accuracy, 
the resistance of the track from the sheet resistance data obtained from the diagonal 
box crosses. However, the deposition area of the strap must be the same as that of 
the box section of the cross and the same beam current setting must be used. Dektak 
profile measurements have confirmed that the thickness of the deposited material is, 
as expected, directly proportional to the deposition time and that the resistivity is a 
constant. 
Further work will include the design and fabrication of a new mask for the aluminium 
layouts which takes into account the results presented in this section. For example, 
the layouts for box cross structures will not require the wafer to be rotated in the FIB 
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chamber while the bridge structures will allow Kelvin measurements without the need 
for alteration of the aluminium layout. 
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Conclusions and Future Work 
This thesis has presented the results of investigations into a range of different 
applications for cross-type sheet resistance test structures and cross-bridge electrical 
linewidth structures. This chapter begins by briefly covering the important conclusions 
made in each of the preceding chapters. It will then go on to describe some areas for 
future investigation that have been suggested by this work. 
7.1 Conclusions 
7.1.1 Copper Damascene Interconnect 
Computer simulation was used in Chapter 3 to investigate the effects of dishing and 
diffusion barrier layers on the measurement of sheet resistance and linewidth in a 
copper damascene metallisation process. Barrier layers are included to prevent the 
diffusion of copper into the dielectric but can have a significant effect on the resistance 
of interconnect as dimensions are reduced. The error due to the effect of barrier layers 
on the extraction of sheet resistance from a Greek cross was found to be less than 1% 
of the nominal value of R8 when the condition given by equation 3.1 is met. The box 
cross structure is insensitive to the effects of the barrier layers because the dimensions 
of the box section, where the voltage is sensed, do not vary as the arm width is changed. 
The sheet resistance extracted from an appropriately designed cross is that of the copper 
in parallel with the underlying barrier. There is a problem with using this value in 
the calculation of electrical linewidth because the resistance of the bridge section also 
includes the sidewall barrier layers. However, if the width of the sidewall barriers is 
constant then this effect can be factored out through the measurement of two tracks of 
different widths. 
Dishing, which thins the centre of a copper damascene track, occurs during CMP 
polishing and is a function of the width of the feature. A model of dishing was used 
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to simulate cross-type test structures with different arm widths and different levels of 
overpolishing. The results showed that there was a constant offset between the sheet 
resistance extracted from a dished Greek cross and the effective sheet resistance of a 
copper track with the same minimum dimension. An even larger offset, which varied 
with feature size, was observed with the results from the simulated box cross structures. 
This was due to heavy dishing of the box section of the structure. 
Further simulations were performed using structures with both barrier layers and 
dishing. The results showed that the effects of barrier layers dominate when the 
dimensions are small while dishing has more effect on Greek cross structures 
with wide arms. The sheet resistance extracted from box cross structures is not 
affected by the width of the cross arms. The final conclusion of this work was that 
accurate measurement of electrical linewidth in a copper damascene process requires 
cross-bridge test structures where the arms of the Greek cross are the same width as 
the bridge section while still meeting the condition for minimum width. 
7.1.2 Linewidth Metrology Standards 
Chapter 4 presented the motivation for the development of CD metrology standards 
and introduced the use of mono-crystalline silicon electrical linewidth test structures for 
this purpose. This chapter went on to describe computer simulations which modelled 
the effects of process and testing parameters on the extraction of sheet resistance and 
linewidth from such structures. 
The initial simulations were of a simple silicon bar surrounded by silicon dioxide. The 
effect on the resistance of this silicon track of the dimensions, the surface charge 
at the Si/Si02 interface, the doping concentration, temperature and measurement 
voltage were investigated. It was found that the surface charge affects the variation 
of the resistance with width and measurement voltage. More importantly, it was 
demonstrated that the effects of the surface charge can be effectively eliminated by 
heavily doping the silicon. 
Further simulations were performed using a Greek cross structure which mimics the 
geometry of the (110) mono-crystalline structures developed at NIST. The simulation 
structure included a "gate" electrode which enabled the effect of biasing the substrate 
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of an SOT wafer to be investigated. A negative bias on this electrode causes depletion in 
the cross structure and the depletion depth reaches its maximum value for the doping 
level used at a bias of -2.5V. This leads to an alteration in the effective geometry of the 
cross making it appear more asymmetrical. 
The effect of fixed charge at the silicon/Si02 boundary was also simulated and was 
found to have a similar effect to biasing the gate electrode. These effects arise during 
processing or testing and appear to have a strong influence on the measurements. The 
results from the bar simulations showed that these unwanted effects are dependent 
on the doping of the silicon and so further simulations of the cross structures were 
performed with higher carrier concentrations. These results showed a much lower 
variation in the extracted sheet resistance with gate bias but the value of R8 was also 
reduced to a level which would require the use of a voltmeter with sub-PV resolution 
to make the measurement. As a result of these studies, the doping concentrations used 
in the structures made at NIST have been increased in their more recent work. 
7.1.3 Phase Shifting Mask Metrology 
The use of electrical linewidth test structures for alternating phase shifting mask 
metrology was investigated in section 5.2. A state-of-the-art mask was fabricated 
featuring a large number of on-mask test structures with a range of different linewidths 
and mark to space ratios. Some of the structures were binary and some phase 
shifted. The mask is capable of being used to print test structures which can also be 
electrically tested. Initial electrical testing of the structures showed that the chromium 
oxide anti-reflective coating led to probing and repeatability problems. This layer was 
subsequently removed by a wet etch process. 
Analysis of sheet resistance measurement results showed that the repeatability can be 
improved by the careful choice of force current and through the use of large cross 
structures. In addition, phase shifting elements were found to have an undesirable 
effect on the geometry of the L-type cross structures and so this arrangement should 
not be used in future. 
The linewidths of one complete set of binary and one set of phase shifted structures 
were measured electrically and with a CD-SEM system. The electrical results show that 
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there is a systematic offset between the designed width and the ECD. There is also an 
offset between the phase shifted and binary results which suggests that the fabrication 
of the phase shifting elements has some effect on the chrome features. Measurement 
of dense linewidth structures revealed a proximity effect in the mask making process 
which meant that the more closely spaced lines are wider than those that are widely 
spaced. 
There is an offset between the results obtained with different methods, such that 
the tracks appear to be wider when measured with the SEM than when measured 
electrically. This is especially true for the phase shifted structures which the CD-SEM 
results show to be wider than the binary tracks. This is the exact opposite of the 
electrical results and suggests that the phase shifting elements affect the determination 
of the line edge position. In addition the SEM measurements were affected by charging 
of the mask which led to a loss of resolution and slow testing. The conclusion is 
that on-mask electrical linewidth measurements can be used for PSM metrology with 
confidence and indeed may be more useful than the standard CD-SEM technique which 
appears to be confused by the phase shifting elements. 
7.1.4 Optical Proximity Correction 
Section 5.3 examines the effects of applying optical proximity correction to electrical 
linewidth test structure layouts. Computer simulation of the photolithographic process 
was used to generate two-dimensional boundaries for electrical modelling of the printed 
structure. It was found that the OPC reduced the rounding in the internal corners of the 
structure and reduced the value of line shortening cL. The concern was that the OPC 
would lead to a reduction in the bridge width close to the voltage taps but this was not 
observed. 
This section of the thesis also presented the results of simulations of Greek cross test 
structures with extremely large asymmetries. Sheet resistance correction factors for 
values of FA over 70% were calculated and it was shown that these could be used with 
confidence. The suggestion is that all eight possible measurement orientations should 
be used to obtain the best accuracy. 
Further simulations of the effects of OPC on a Greek cross structure were performed 
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and in this case, where the original layout is symmetrical, it was found that the OPC 
does not have a significant effect on the symmetry of the resulting structure. 
7.1.5 Characterisation of a Wet Etch Process 
Chapter 6 presented two examples of the use of resistive test structures to characterise 
fabrication processes. The first of these examines the use of cross-bridge linewidth 
structures to evaluate the effects of a TMAI-1 based, silicon bulk etch solution on 
aluminium metallisation. 
A number of test wafers were prepared with test structures fabricated using different 
metallisation processes: RIE aluminium, RIE Al/1%Si and damascene Al/1%Si. The 
RIE, or "type A" structures were etched for a total of 210 minutes and were tested 
electrically at regular intervals during this time. The sheet resistance measurements 
of pure aluminium test structures showed a linear increase over the etch time. SEM 
imaging of these structures showed the grain structure becoming more distinct 
suggesting that the metal was being etched along the grain boundaries thus reducing 
the average thickness. The results from the Al/1%Si structures showed an increase 
in R8 during the first 30 minutes of etching but little change after that. The SEM 
showed the surface roughness increasing at first but there was no obvious difference 
between the picture taken after 30 minutes and the final image. Electrical linewidth 
measurements of the type A structures showed that there was very little lateral etching 
of the tracks. The exact reason for this is unclear but the surface area of the sidewalls 
is smaller than the top surface and there is no visible grain structure. 
Results for the damascene or "type B" test structures are unfortunately only available 
for 60 minutes of etching but over this time the sheet resistance increases at a similar 
rate to that observed with the type A structures. SEM images of these structures showed 
no visible grain structure and no obvious change in the surface over the hour of wet 
etching. There was no change in the linewidth of these structures as the sidewalls are 
not exposed to the etch solution. 
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7.1.6 FIB Deposited Platinum Characterisation 
The second example in chapter 6 presents a methodology for the characterisation of the 
sheet resistance of platinum deposited in a focused ion beam system. A mask layout 
has been developed for aluminium features which form the connections and probe pads 
of cross and bridge-type test structures. These test structures are completed by the 
deposition of rectangular areas of platinum between the aluminium taps. 
Box cross structures were fabricated and tested. The results show that the sheet 
resistance of the platinum is inversely proportional to the deposition time if the other 
process parameters are kept constant. Simulation of the geometry of these initial 
structures showed that there are systematic errors which depend on the size of the 
box and the overlap of the aluminium taps. Further simulations of structures with the 
box section rotated so that the taps are at the corners showed much less sensitivity to 
the size and alignment of the platinum deposition. A number of these diagonal box 
cross structures were fabricated and the sheet resistance measured. 
Bridge structures with a deposition area equal to the box section of the diagonal box 
cross structures were fabricated with the same beam current. The results of Kelvin 
measurements show that the resistance of a platinum strap can be predicted using the 
results from sheet resistance structures but the deposition areas must be the same. The 
thickness of each bridge deposition was measured using a surface profiler and it was 
shown to increase linearly with deposition time. The resistivity of the platinum was 
calculated from these results and was shown to be constant. 
7.2 Future Work 
A number of suggestions for further work in the area of microelectronic test structures 
have arisen from the work presented in this thesis. First of all, in chapter 3, simulation 
is used to investigate the measurement of linewidth in a copper interconnect process. 
There is plenty of scope for a further investigation examining these issues in a real 
process in an attempt to confirm that the methodology and conclusions drawn from the 
simulation results are valid. 
Further work is required using the alternating phase shifting photomask from chapter 5. 
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Although on-mask measurements have been used to extract a great deal of information 
about the mask-making process and the viability of ECD metrology the usefulness of 
this for assessing the capability of the mask is not clear. The mask should be used 
to print structures which can either be measured electrically or by CD-SEM extraction 
from the final test structures or from photoresist images. These measurements should 
be compared with the on-mask results to provide information about the MEEF of the 
photolithographic process and the usefulness of the electrical results. 
The on-mask electrical measurements revealed that the etching of the phase shifting 
elements affects the electrical width of the bridge resistor structures. This effect could 
be used to design a test structure which could electrically measure any errors in the 
alignment between the chrome features and the phase shifters. The structure would 
be based on the differential bridge structure described in section 2.3.2 and would 






Figure 7.1: Schematic diagram of a differential bridge test structure for phase shifting 
mask alignment metrology 
The work on platinum test structures fabricated by focused ion beam induced 
deposition has shown that the sheet resistance can be characterised accurately with 
box cross structures where the aluminium taps connect to the corners of the platinum 
deposition. The original aluminium test mask layout requires that the wafer be rotated 
through 45 degrees in the FIB chamber before deposition. A new test pattern should 
be designed which does not require this intervention. In addition, the revised layout 
should include structures which will allow the fabrication of four-terminal Kelvin 
bridge resistors without requiring an additional processing step in the FIB. The range of 
tap spacings included in the new mask should be chosen with reference to the results 
of the diagonal box cross simulations and consideration of the likely requirements for 
strap deposition areas in integrated circuit modification. 
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7.3 Final Conclusions 
The work presented in this thesis has shown that sheet resistance and electrical 
linewidth test structures can be applied to a number of advanced microelectronic 
fabrication processes. Historically, bridge ECD structures have not been as widely used 
as the optical and CD-SEM techniques, mainly because they can only be fabricated 
in conducting layers. However, as this work has demonstrated, they do have the 
high repeatability required for metrology in the future. In addition, one of the most 
important applications for CD metrology is in interconnect characterisation and 
electrical measurement is more appropriate for this than the physical measurement 
techniques. The accurate measurement of sheet resistance has been shown to be 
essential for ECD extraction using the single bridge test structure, and this is strongly 
affected by non-uniformities introduced in advanced technologies such as copper 
interconnect. Although these test structures are some of the earliest to be developed 
they still have important applications today and will almost certainly remain as 
important in the future. 
Future CD measurement techniques have to be capable of measuring linewidths of 
25nm with an uncertainty of 2.5nm by 2007 [13]. This thesis has analysed and 
characterised test structures for the electrical measurement of linewidth, providing a 
greater insight into their operation. The results of this study will help to develop the 
appropriate metrology for future device technologies. 
Appendix A 
Supplementary Information 
A. 1 Resistance Measurements 
The measurements made on the test structures investigated in this thesis are almost 
all resistance measurements. These are typically made, as in an ohmmeter, by forcing 
a known current I through the structure and measuring the resulting voltage V. The 
resistance is simply R = VII. The simplest may to perform such a measurement is the 





Figure A. 1: Two-wire resistance measurement. Force current I, measure voltage Vm. 
The problem with making the measurement in this way is that the voltmeter will sense 
the voltage drop caused by the Device Under Test (DUT) in series with the resistance of 
all the connections between the system and the DUT If the resistance being measured 
is small (typically below 1Q) then this will lead to a significant error in RDUT.  In such 
cases the four-wire or Kelvin measurement technique should be used. In this set up the 
voltmeter should be connected as close to the device as possible as in figure A.2. 
If the resistance of the voltmeter is much greater than that of the DUT, i.e. Rj,- A j >> 
RDUT, the current through the meter and the leads will be neglible and the measured 
voltage V7 will be the same as the voltage across the resistor. One other important 





Figure A.2: Kelvin resistance measurement. Force current I, measure voltage Vm . 
or thermal EMFs caused by the contact between different metals at the probe pads. 
These can generally be cancelled by repeating each measurement with the current flow 
reversed and averaging the two results. All of the electrical measurement results in this 
thesis have been obtained in this way. 
A.2 Test Equipment 
A.2.1 HP4062B Semiconductor Parametric Test System 
The 4062B is a computer controlled test system made up of four main 
components: [160] 
4084B Switching Matrix Controller 
4085A Switching Matrix 
. 4141B DC Source/Monitor 
4280A Capacitance Meter/C-V Plotter 
It is controlled using an HP 9000 Series 300 computer running HP BASIC 5.1 via a 
1EEE488 HPIB (Hewlett Packard Interface Bus). This is the main system used to make 
the resistive measurements presented in this thesis, however the 4280A was not used 
as no capacitive measurements were required. 
The 4085A and 4084B are used to make the connection between the measurement 
instruments and the device being tested. The switching matrix has a total of 48 
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measurement pins available which are controlled electronically through a system of 
relays. Connection to a probe card on a wafer prober is made via an edge connecter 
and shielded leads from a test fixture on the 4085A. This allows any needle on the 
probe card to be connected to any part of the test system. 
The 4141B has four Source/Monitor Units (SMUs) which can be used to force or 
measure voltages or currents. For DC resistive measurements they are typically used 
to force currents and measure voltages as in section A. 1. It also includes two dedicated 
voltage sources (VSU), two voltage monitors (VMU) and a ground unit designed to be 
used as the ground connection in a measurement. The range of force currents available 
from one of the SMU runs from ±lOOmA to +1000pA with a four digit resolution. The 
voltage resolution of the SMU is lmV with a range of ±20V A better voltage resolution 
of 0.lmV on a range of ±2V is provided by the VMUs. 
A.2.2 Solartron Microvoitmeter 
The voltage sensing resolution of the SMUs and VMUs in the 4062B system is not 
good enough for sheet resistance measurements made on van der Pauw cross-type test 
structures. For example, an aluminium cross structure was measured and found to have 
a sheet resistance of about 0.04/J The measurement current used was 5mA and 
the resulting voltage measured was 441iV This required the use of a Solartron 7055 
Microprocessor Voltmeter which has a sensitivity of 11V on a range of ±lOmV [161]. 
The Solartron can be controlled by the HP 9000 computer via an HPIB connection and 
so it is easily integrated into the measurement system. 
A.2.3 HP4156B Precision Semiconductor Parameter Analyser 
The 4156B is a electrical test system in a single unit with an LC display [162]. It 
can be controlled and programmed either from the front panel or from an external 
PC keyboard. In addition it can be controlled by a computer via an HPIB or LAN 
connection. The 4156B has four SMUs, 2 VMUs and 2 VSUs as in the 4141B DC 
Source Monitor described above. These SMUs have a higher resolution than those 
in the 4062B system, the voltage sensing resolution can be as good as 2pV with a range 
of ±2V using the longest possible measurement integration time [163]. The VMUs 
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also have a similar voltage resolution and so the system has the capability of making 
sheet resistance measurements as described in section A.2.2. This system, along with 
a manual probestation, can be used to make rapid, multiple measurements and to 
perform sweeps of the forcing current when the high accuracy and precision of the 
4062B is not required. 
A.3 Simulation Software 
Simulation software produced by Avant! (previously Technology Modelling Associates) 
was widely used in the work presented in this thesis. This section gives a brief 
description of the main features of each piece of software that was used. The 
simulations were performed on Sun Microsystems Ultra 10 workstations using the 
Solaris operating system. 
A.3.1 TWB 
TWB or Taurus WorkBench is not actually a simulator but provides a user interface for 
the integration of simulation and visualisation software [164]. It is typically used as 
a "virtual factory" environment where process simulators are used to model a process 
flow before device simulation software is used to extract the electrical characteristics. 
TWB can also be used to automate the design of experiments and the statistical analysis 
of the results. It was used in a similar manner for the work in this thesis as it 
allows many simulations to be run simultaneously across the network and speeds the 
extraction of results and visualistion of structures. 
A.3.2 Raphael 
Raphael is an interconnect simulator which can be used to analyse the electrical and 
thermal characteristics of two and three-dimensional structures [165]. There are five 
different solvers in the Raphael package but only two have been used in the course 
of this work, one 2-D and one 3-D. Both of these use the finite difference method 
and an automatically generated rectangluar grid to solve Poisson's equation for the 
simulated structure. The structures simulated for this work were typically resistive with 
UM 
Supplementary Information 
2-4 terminals. The simulator allows the resistivity of the conducting material to be set 
and voltages to be applied to the electrodes. The current flow around the structure is 
then calculated and potentials at any point in the simulation grid can be extracted. 
A.3.3 Davinci 
Davinci is a three-dimensional semiconductor device simulator [166] which can be 
used to model MOS and bipolar transistor behaviour. It solves the Poisson equation 
for the simulated structure and in addition the electron and hole carrier continuity 
equations. The user has a lot more control over the grid than in Raphael, and this 
allows the grid density to be concentrated on the areas of interest. Each region of 
the structure can be specified as a semiconductor, an insulator or an electrode. In 
addition, a number of default materials such as silicon, Si02 and silicon carbide have 
their important parameters pre-programmed into the simulator. The extrinsic carrier 
concentration can be set for each region of the structure defined as a semiconductor 
and new materials can be defined by changing the default parameters. 
A.3.4 Depict 
Depict is a suite of programs which can be used to simulate advanced photo-lithograpic 
processes [167]. The first, and most important part of Depict is the aerial image module 
which takes a mask layout and produces a profile of the light intensity at the image 
plane of the projection. This allows control of all the parameters of the stepper being 
simulated and can also be used to investigate advanced mask technologies such as phase 
shifters and sub-resolution assist features. The aerial image simulator also includes a 
module which will apply an optical proximity correction algorithm to a mask design 
in order to increase printability. The second section of the Depict suite allows the 
modelling, in three-dimensions, of the effect of the aerial image on photoresist. This 
includes simulation of the development process and the result is a 3-D representation 




Michelangelo is a GUI based tool which allows the visualisation and editing of simulated 
device structures created with other TMA/Avant! software [168]. It can be used 
to interactively regrid structures created in the two-dimensional process and device 
simulators or to change the coping of regions. In addition Michelangelo can be used to 
plot the results of electrical simulations or any other data such as doping profiles. 
A.3.6 Medici 
Medici is a two-dimensional semiconductor device simulator similar to Davinci and 
it solves the Poisson and carrier continuity equations in a similar way [169]. Medici 
is typically used to simulate structures created through process simulation with 
TSUPREM-4 [170]. However, it can also be used to simulate a structure created with 
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ABSTRACT 
The current flow in lightly doped mono-crystalline silicon structures designed for USC US low 
cost secondary reference linewidlit standards is investigated. It is demonstrated that surface 
charge can have it significant effect upon the measurements of / inewidth test structures. The 
effect of surface charge on <I tO> Greek cross structures is also investigated and the 
influence of a gate electrode on the extracted value of sheet resistance demonstrated. It is 
confirmed that the resulting uncertainty in both of these measurements can be simply 
overcome by degenerately doping the silicon during the fabrication process. 
Introduction 
Electrical hnewidtls structures constructed using 
tnono-crys tall tne silicon have been proposed as a 
low cost secondary reference standard Iii. An 
assumption of uniform current density in the mea-
sured line is involved, but it has been recognised 
that any surface charge on the silicon will affect the 
carrier concentration. This paper quantifies, for the 
first time, the effects of geometry, doping, tetttpera-
ture, voltage and surface charge (Qf) on site con-
ductivity of a simulated mono-crystalline track, to 
determine how these factors affect the extracted 
value of lttsewidtls. Further simulations investigat-
ing the effects of geometry and Q f on conductivity 
were performed using it Greek cross Structure sitni-
far to those reported in reference 121. The effect of 
using a gate electrode to cause depletion or accnitsu-
latton in the structure has also been studied. 
Simulation of the Silicon Track 
The Avant! 3D device simulator DAVINCI was 
used, in conjunction with TWB (a simulation frame-
work), to model current flow along an ii-type utli-
fortlsly doped silicon track. To examine the effect 
of surface charge on conductivity, it rectangular sec-
lion of track WUS fully surrounded by oxide, 
enabling Qj to be specified at the interface. Elec-
trodes were attached to the ends of the track and 
voltages applied with track resistance being calcu-
lated front the resulting currents. 
Results 
The reference track used its this work had the speci-





Qf 10tn c111'2 
Doping Concentration 1/3t4 c,1t2 
Temperature 300K 
Voltage /.OV 
Table I. Reference track parameters. 
Figure / shows the variation in electron concentra-
tion for it cross-section through the fiddle of the 
truck. It can be observed that Qf results its a nots-
utitfortis concentration of carriers. Figure 2 shows 




the variation of track resistance with length and, as 
would be expected, this is approximately linear. 
Figure 3 shows tlte effect of liitewidtlt on resistivity. 
Figure 4 examines the effect that temperature has oil 	a' 
resistivity and, as could he predicted, it can be 
observed that, while the intrinsic carrier concentra- 	I 
tion is well below doping levels, the structure is rel-
atively insensitive to temperature variation. 
Figure I. Variation in electron concentration for a 
cross-section through the middle of the track 
(Contours 	plotted 	1.9 x 10N 	to 	I x lots 
spacittg=O. 9 x 1014) 
it a real structure, it is difficult to be sure of the pre-
cise charge oil the surface of the silicon. Figure 5 
shows how the resistance of the track varies as a 
function of Qj. This variation is not surprisitig, 
considering the effect that Qj has upon carrier di s-
tribLition, showit in liguie 1. The titcasureinent of 
Iinewidlh is further complicated by the resistivity 
also being a function of the applied voltage, as 
shown in figure 6. 
It is proposed that the sensitivity of resistance to 
both voltage and Qf could initiiitiised by heavily 
doping tile track. Figure 7 shows the variation of 
track resistance with Qj . providing confirmation. 
4. Simulation of Greek Cross Resistors 
DAVINCI mid TWB were used agttiti, to model the 
behaviour of the the dittgotiui cross structure fabri-
cated in <110> silicon (I]. This cross has the arms 
at 70° (110°) to each other, rather than at the 90° of 
more conventional structures. Figure 8 shows the 
top surface (XY plane) of the 3D structure, which 
measures approximately 14 x I 5mni. The thickness 
of the cross structure being simulated is I pitt in the 
Z direction, with a 0. 2pm layer of oxide under-
neath. On the bottoits, covering the entire back of 
the structure, is a gate electrode which can be biased 
as required. 
Figure 2. Variation of track resistance with length. 
ltWldth lar'it 





Figure 4. Variation of track resistance with temperature. 
The grid generated for this structure has a total of 
23,611 nodes and with the maximum uatnbcr of 
nodes available within the DAVINCI simulator 
being 30,000 this gave little opportunity to to signif-
icantly increase the itieshi density. The DAVINCI 
simulator only has available right angled triangular 
prismatic elements which means that obtaining a 
70° angle between the artns of the cross puts a fur-
ther limit oil exactly how tIle grid call be con-
structed and modified. The 70° angle wits achieved 
Figure B.2: Reprint of paper presented atICMTS 1999, page 2. 
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Figure 5. Variation of track resistance with Qj. 
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Figure 6. Variation of truck resistance 




Figure 8. Plan view of the simulated Greek cross 
without facets and with asymmetric arms at 70° to 
each other. 
to limitations imposed by the elements available in 
DAVINCI it is not possible to construct the ele 
nests to present it smooth facet. As a result it has 
been approximated to a series of 5 stepped levels, as 
can be seen in figure 9. It can also be observed that 
the edge of each layer of the facet also has to be 
stepped to ft the grid in the XY plane. 
Figitre 7. Variation of track resistance with Q j for 
I x 10 doped silicon. 
by setting the ratio between the X and Y grid 
pitches to X = 0. lam and Y = 0. 275jim resulting 
in an angle of approximately 70.017°. The nocle 
spacing In the Z direction was set to 0. 2simm making 
5 layers in the silicon cross plus the layer of oxide 
mentioned above. 
As well as this basic cross structure, a cross with 
facets in the acute angles was also simulated. Due 
Figure 9. Schematic 3D view of the Greek cross 
structure with facets in the acute angles between time 
arms. 
The method for extracting the sheet resistance from 
a 4 terminal resistor has been described by Buehler 
13. This requires four measurements at different 
orientations for the calculation of sheet resistance 
and table 2 shows the terminals used for forcing 
current and measuring voltage for each of the four 
orientations. The sheet resistance is then simply 
calculated using 
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Figure 12. Variation of sheet resistance (I?, ) with 
negative gate voltage for the structure without it 
facet, force current = hnA. 
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Figure 13. Variation of sheet resistance (R,) with a 
negative gate voltage for the structure with a facet, 
force current = 0. IiA, 
In both figures 12 and 13 the resistivity rises 
steadily as the depletion region grows and the effec-
tive thickness of the cross (Z direction) is reduced. 
The most interesting thing to sole about these sisnu-
ltstiosss is what happens to the individual resistances 
extracted at the four nseasuresnent orientations. 
Figures 14 and 15 show these individual resistances
plotted against negative gate voltages. For the 
structure without the facet there are noticeable dif-
ferences between RI and R2, and R3 and R4. It is 
not believed that these differences are grid related as 
this effect was not observed when biasing in accu-
mulation.However, it was not possible to confirm 
if any of this difference was attributable to the grid 
because of DAVINCI's node limitation, Its figure 15 
it is even store obvious that reciprocity is no longer
obeyed. The complex interaction between the thin- 
ning of the cross due to depletion and the facet 
meusss that the structure effectively changes shape, 
as well as thickness, which may well be the cause of 
thiston-linear effect. 
Simulations to study effects of surface charge Ott Use 
operation of the cross resistor were also performed.
Note that its these simulations there was no Qf oh 
Vo5ge (n) 
Figure 14. Resistances (RI - R4) measured for 
negative gate voltages on the structure without a facet. 
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Figure 15. Resistances (RI -R4) measured for 
negative glue voltages nit site structure with it facet. 
the top surface of the cross. Figures 6 and 17 
show sheet resistance its a function of Q for boils 
types of structure. It can be seenthat changing Qf 
on these crosses does not effect such a marked
change in resistivity as that observed for the silicon
track shown in figure 5. This is probably because 
the resistance being measured is effectively only in 
a small area its the middle of the cross, where the 
only large boundary with charge oil it is at Use hot-
tom ofthe structure. Figure 18 shows the variation
of R3 with positive glue voltage for both the struc- 
tures with a 	of 53< IQt0citt 2. The effect of this 
charge is to reduce theinaximuns R, value (at 
V5 = OV) to less than half' that for the simulations
with ito Q1. 
In order to snake the structure insensitive to the 
effects of accumulation, depletion or surface charge 
site Greek cross structure can be highly doped. A 
simulation was perfornted on a cross with ti uniform 
doputg of 6.2443< tO'9cusi 3, which gave a nominal
R, of 1Db for lusts thick silicon. As expected it 
was observed that changing the gate voltage to 
longer altered the extracted resistivity. This effect 
has been shown previously, for the silicon track in 
figure 7. The extracted sheet resistance for the cross 
with facets was found to be aconstant I. 07QI for 
positive gate voltages between OV and 5V. 




Figure 12. Variation of sheet resistance (R , ) with 
negative gate voltage for the straclaic without a 
facet, for 	current = InA.  
Gate Voltage IV) 
Figure 14. Resistances (R1-R4) iiicasured for 
negative gale voltages on the structure without a facet. 
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Figure 13. Variation of sheet resistance (R) with a 
negative gale voltage for the structure with it facet, 
force current = 0. lIsA. 
In both figures 12 and 13 the resistivity rises 
steadily as the depletion region grows and the effec-
tive thickness of the cross (Z direction) is reduced. 
The most interesting thing to note about these silnu-
lations is what happens to the individual resistances 
extracted at the four measurement orientations, 
Figures 14 and IS show these individual resistances 
plotted against negative gate voltages. For the 
structure without the facet there are noticeable dif-
ferences between RI and R2, and R3 and R4. It is 
not believed that these differences are grid related as 
this effect was not observed when biasing in accu-
mutation. However, it was not possible to confirm 
if any of this difference was attributable to die grid 
because of DAVtNCI's node limitation. In ligure 15 
it is even rilore obvious that reciprocity is no longer 
obeyed. The complex interaction between the thin-
ning of the cross due to depletion and the facet 
means that the structure effectively changes shape, 
as well as thickness, which may well be the cause of 
this non-linear effect. 
Simulations to study effects of surface charge on the 
operation of die cross resistor were also performed. 
Note that in these simulations there was no Qf  on 
................. . .. .................. 
ii'TIT1mTTlTUr- 
OI. Voimme (0) 
Figure 15. Resistances (RI-R4) irieasured for 
negative gate voltages on the structure with it facet. 
the top surface of the cross. Figures 16 and 17 
show sheet resistance as it function of Q j for both 
types of structure. It can be seen that changing Q-
Oil these crosses does not effect such it marked 
change in resistivity as that observed for the silicon 
track shown in figure 5. This is probably because 
the resistance being measured is effectively only in 
it small area in the middle of the cross, where the 
only large boundary with charge on it is at the bot-
tom of the structure. Figure 18 shows the variation 
of R, with positive gate voltage for both the struc-
tures with a Qf  of 5 x 1015cmn 2. The effect of this 
charge is to reduce the maximum R, value (at 
V0 = OV) to less than half that for the simulations 
wills no Qj'. 
In order to make the structure insensitive to the 
effects of accumulation, depletion or surface charge 
the Greek cross structure csni be highly doped. A 
simulation was performed on a cross with a uniform 
doping of 6. 244 x 1019cin 3, which gave a nominal 
R,, of lQIo for 11am thick silicon. As expected it 
was observed that changing the gale voltage no 
longer altered die extracted resistivity. This effect 
has been shown previously, for the silicon track in 
figure 7. The extracted sheet resistance for the cross 
with facets was found to be it constant 1. 07(2/0 for 
positive gale voltages between OV and 5V. 
Figure B.5: Reprint of paper presented at ICMTS 1999, page 5. 
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Figure 16. Variatiou of slicer resistance with 
surface charge Q1  for the structure without rr facet. 
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Figure 17. Variation of sheet resistance with 
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Figure 18. Variation of sheet resistance with gate 
voltage for both of the structures with Qf  = 5 X 10
10crti 2 
6. Conclusions 
The results presented here have, for the first ti rile, 
quantitatively demonstrated how Charge on the sur-
face of nsono-crystai Ii an silicori tracks cart affect the 
value of electrically measured iinewidths. This 
understanding helps to explain the divergence 
between SEM and electrical measurement nnethods 
[2]. We have also investigated the performance of 
the diagonal cross itiannufactured in <110> silicon 
and shown how the presence of Qj•  call effect the 
value of R, that is extracted. The structures that 
were simulated with the facets iii the acute corners 
displayed non-reciprocity, iirdicatiitg that non-i near 
effects are present. 
This work helps to quantify this effect but the pure-
ticai irnpierrrerrtatiort of these results using calibra-
tion tables is hunted, since arty charge at the oxide-
sihconr interface is difficult to quantify. Obviously, 
the best approach to overcoming this problem is to 
determine the circarrtstanrces under which its effect 
can be ninrrninttised. To this end, the work has high-
lighted how heavily doping these triorro-crystauuitie 
structures effectively removes the influence of Q-
Ott the measuretnent. 
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ABSTRACT 
The effect of Optical Proximity Correction (OPC) on test structures is examined using 
DEPICT for the lithography simulation and MEDICI for die electrical calculations. It is 
concluded that OPC can be successfully used to reduce line shortening due to the voltage 
taps without causing necking effects on the track being measured. The effect of asytninetries 
(which inay be introduced as it result of OPC) on the measuretnent of Greek crosses arc also 
addressed and methods of accurately extracting sheet resistance hoot structures exhibiting 
these effects are discussed. 
Introduction 
As dimensions have reduced optical lithography 
systettts have been pushed to their limit resulting fit 
ttttttlerous technical ittitovations. The most major 
one has been the reduction in exposure wavelengths 
with 248tttu now being cotitinoit place. Deep sub-
ttticron imaging has also required advances fit mask 
technology with phase shift masks and and OPC 
being introduced. Electrical linewidtlt structures 
have been adapted to itteet the measurement 
requiretnelits II] of smaller geometry processes but 
to the authors knowledge theie has been no htvesti - 
grttion into the effect that OPC andison-unifortstities 
may have upon tlseir performance. Two key factors 
required for the accurate extraction of electrical 
I iitewidtlt are sheet resistance [21 and line shorten-
ing caused by voltage trips 131. This paper investi-
gates both parameters to ascertain the effect that dif-
ferent degrees of OPC have upon littewidth shorten-
ing and also the effect that non-syttlitsetrical patterns 
have upon the performance of Greek cross struc-
tures. 
The effect of OPC on tap geometry 
and line shortening (AL) 
OPC works by adding serifs to external corners and 
retnoving opaque material at internal centers with 
the amount of material being removed or added a 
function of the surrounding pattern. For littewidth 
test structures we are mainly interested in extttttitt-
ing the effect that OPC has on internal corners. 
Figure 1 shows an example of tt portion of it 
liitewidtli test structure with the CAD layout and the 
tnrtsk geonsetry with OPC. It can be observed that 
the OPC titask narrows the tttask track width in the 
region which is to be ttseasured. It is therefore 
Ittsportaltt to be sure tItat the OPC required to suc-
cessfully fabricate the functional circuit does not 
cause necking on the fabricated test structure. 
t 
Figure I. An example of a portion of a littewidth 
test structure with the CAD layout and the ittauk ge- 
otnetry, with OPC. 
While for simple structures such as this OPC can be 
perforttted manually on a trial and error basis we 
used the OPC module within DEPICT to generate 
Figure B.7: Reprint of paper presented at ICMTS 1999, page 1. 
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mask designs with different degree of OPC aggres-
siveness. These masks were then used to calculate 
the aerial image and the photoresist developed. 
Figure 2 illustrates how the image transferred to the 
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Figure 2. Illustration of tow tlte image transferred 
to the photoresist is affected by the degree of OPC 
applied. The exposure wavelength was 248ntts. 
It cult be observed that in the above cases OPC 
caused no necking of the track being measured. 
The resulting photoresist images, an example of 
Which is Shown in figure 3, were then used to deter-
mimic the exact geometries of test structures. This 
provided boundary information for emmclt of the 
structures which enabled the generation of grids so 
that the electrical performance could be simulated 
using MEDIC!. 
Figure 3. 3D plot of the pattern transferred into the 
photoresist after exposure and development of a key 
portion of a liuewidtlt test Structure. 
The simulated resistance of the tap section of the 
truck is shown in figure 4 for patterns obtained 
using masks with dil't'creist levels of OPC process-
It also indicates the resistance which is 
extracted if the tlte mask geometry with no OPC is 
simulated. 
Figure 5 gives the values of line shortening (AL) 141 
for these cases and it can be observed that the most 
aggressive OPC mask correction for 248nm expo-
sures can reduce tIme value of AL by O.Iattt. The 
simulation of the mask geometry provides file theo-
retical mniititnumti of AL. Figure 6 shows the region 
simulated in MEDICI to obtain these results 
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Figure 4. Simulated resistance of the tap section of 
the track shown in figure 2 for different degrees of 
OPC. The resistance extracted for the mask geome-
try with no OPC is also indicated. 
Degree 01 OPC 
Figure 5. Simulated values of line shortening for 
the section of track shown in figure 2. 'the line 
shortening for the mask geometry with to OPC is 
also indicated. 
In order to further investigate the effects of OPC on 
the functionality of this bridge resistor litiewidtht 
structure simulations were also performed using the 
whole structure. The hittewidth of this structure is 
given by 151 
(I) 
I? 
where R is the sheet resistance (Dirt), R is the 
measured resistance between the taps and L is the 
Figure B.8: Reprint of paper presented at ICMTS 1999, page 2. 
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distance between the centre of the taps. 
Hence, both the measured line width and the line 
shortening effect 141 can be determined from simu-
lation and figure 7 shows a typical example of the 
type of voltage contours obtained when simulating 
the operation of this Ii newidth structure. 
To extract the bile shortening effect of the voltage 
taps current is forced between the end terminals of 
the Structure and the voltage between ttreni 
extracted (note that the tap electrodes are left Iloat-
i ng). This gives the track resistance. R. By assum-
ing the iixewidtlt is 025 nn and knowing the value 
of R used in the simulation an apparent length for 
the structure can be calculated rising equation(I). 
The line shortening effect of one voltage tap is sins-
ply given by lrtrlf of the difference between the real 
(4 mnr) and the apparent length. Figure 8 shows AL 
for this structure for different degrees of OPC. For 
this full structure there is a greater AL at maximum 
OPC than for the previous simulations because part 
of the effect in this case collies from a thinning of 
the line between the voltage trips. Once the line 
shortening figures are known they can their be used 
to correct the extracted vnrtne of linewidtlr. Figure 9 
shows the results of the I irrewidtlr measurement both 
with correction for tine shortening mid without it, 
asnunrirg I? = l82'0. 
Voltage Contours 
0.50 	.nø 	vs 
Frgure 6. Contour plots of potential generated by 




Figure 7. An example of the contour plots of poten-
titrl generated by MEDICI for the whole of a 
linewidtlr test structure. 
Degree of OPC 
Figure 8. Litre shortening derived froin simulations 
using a fall bridge resistor line-width test structure 
.- -----.------0- -----.+- - - - - - 
srmurarlon IMSIcI arraf 
Figure 9. Results of hinewidttr extraction along with 
measurements corrected for the litre shortening ef-
fects of the voltage taps. 



















JO, R,&, R4  R,006  R7 &, R s  
Greek 0.3023 (1,1533 0.3023 0,1533 0.2288 64.294 0.9631 1,0369 0.9987 
Greek 2 0.3230 0,1432 0,3230 0,1433 02331 77,135 0.9462 1.0365 0,9997 
Greek 3 11.2585 0 1062 02583 0.1867 02225 32.313 0.9908 1,0079 09986 
Greek  03146 0,1484 03146 01478 0,2313 71.807 0.9337 10492 1.0006 
Greek 5 02783 0,1718 1 	02785 01710 0.2231 47.395 1 	0.9802 1.0205 I 
'fable I. Simulated resistance values and the extracted sheet resistances for the structure shown 
in figure IC) (The value of sheet resistance used ill the si tttulatiotts was 10/0). 
3. The effect of non-uniform pattern 
transfer on Greek cross sheet resistance 
measurements 
From equation (I) it cart be deduced that any inac-
curacy in the measurement of sheet resistance is 
directly transferred itt the the extracted vrtiue of 
It rtewrdth 12, 61. As geometries reduce natal I asyttr-
metrics at the certtl'e of the Greek cross that were 
urrittrportatrt at larger dimensions have the potential 
to sigrri licantly affect currerrt flows. Figure 10 gives 
some examples of severe asymmetries and tow this 
affects tire equipolerttietls of the strltctures. 
The method for extracting sheet resistance from 
Greek cross structures is described by tOuchier in 
reference 151. Ctrnerrt is forced between two acijtr-
ccitt trrrts (eg north and east) and tire voltage differ-
errce ineasuied between the outer two (south and 
west). The sheet resistance R is given by 
7r V 
R,= -- -  0/0 	 (2) 
The current direction is reversed and the nrterrsure-
rnelrt repeated. The current forcing terrrrirrcris are 
moved by 90° brow south and cast) and two rtre,t-
suretaretrts of voltage repeated its above. The sheet 
resistance is simply the average of these four area-
surerroerits which will be identical rtssunrrirrg no 
irtstrurnrerrtatiorr offsets, tirerrrrai ircrrtintg etc and per-
fect symmetry rtiortg both the x rtrrd y axes. How-
ever, for the rrsyrrntntetricni structirnes srrch its those 
in figure 10 this will not be the case. 
The sttnruitttionr results for every possible measure-
ment corrrbrrrationt of these structures is shnownr in 
table I. Obviously these results do not have any 
instrumentation measurement problems and so 
reversing the current gives the srrtrre results which is 
why there are only four resistance columns. III 
addition using any pair of measurements which are 
at 90° results in the same sireet resistance value 
(reciprocity) 51. When asymmetry is present then 
the sheet resistance should be combined with a cor-
rection factor to accoutri for any rtsyrrirtretnes [5). 
Reference 51 presented a table of correction factors 
Figure tO Plots of ,tsytrrrraetrtcai cross resistor 
structures used to obirttrr the simulation results in 
Table I. 
for asymmetry factors (F,) up to 14%. Table 2 
exterrds this for values of F 1  over 70%. 
Cresswefi [6] has suggested that using eight rica-
surerererrts for extremely asymmetrical structures 
improved the accuracy of measured sheet resistance. 
This work has cotttirtiied once again thttt large 
asyrntrres-ies, such as those shown in figure 10 that 
may result from srrrahi geometry structures, cart be 
accounted for by using a correction factor. The 
advantage of taking eight measurements is simply 
that their average provides a more repeatable result. 
Figure B. 10: Reprint of paper presented at ICMTS 1999, page 4. 
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Simulation R(0) (D) R(90") (62) F, (%) R,0, (63) R 	(62/0) 
No OPC 0.22051 0.22083 -0.14588 0.22067 1.00016 
Mitt OPC 0.22054 0.22110 -0.25225 0.22082 1.00083 
DPC2 0.22080 0.22053 0.12402 0.22066 1 .000 12 
OPC3 0.22060 0.22063 -0.01551 0.22061 0.99990 
Max OPC 0.22052 0.22077 -0.11530 022064 1.00003 
Mask 0.22086 0.22053 0.15186 0.22069 1,00027 
Table 3. Greek cross sheet resistance extractions for the OPC 
corrected optical images and for the mask simulated in MEDICI. 
F,5 (%) I - f (%) r 
11.95 0.1195 1.1271 
I$.61 0.3006 1.2051 
29.14 0.7396 1.3411 
32.51 0.9223 1.3883 
46.63 1.9116 1.6080 
47.40 1,9762 1.6212 
64.29 3.6858 1.9475 
71.81 4.6322 2.1203 
77.14 5.3766 2.2555 
Table 2. Relationship between geometrical itsytti-
ntetry factor and the correction factor 
/ot 	CooI.00 
Ftgure II Greek cross structure generated using the 
OPC boundaries generated by DEPICT. It shows 
equtpoletttials for the 0° orientation simulation. 
MEDICI simulations of Greek cross resistors were 
also performed using OPC boundaries previously 
generated by DEPICT for littewidtlt structures. 
Figure 11 gives an example of a plot from MEDICI 
showing the simulation area used for these resis-
taitce extractions. 
Table 3 shows the simulation results for Greek cross 
resistance extractions performed on the live geome-
tries shown its figure 2 and a grid generated directly 
trotts the mask file. Because the asymmetries in 
these devices were very small no values for the cor-
rection factor f (f = I in all cases) or for a corrected 
sheet resistance are given. 
4. Conclusions 
This paper has examined the effect of DISC on test 
structures designed to measure the electrical 
liitewidtlt of tracks, It has been shown that OPC can 
reduce the effect of voltage tap littewidtlt shortening 
for a 0.25pttt track by between 0.1 and 0.I54ttt 
when using 248nm wavelength exposures. More 
i tttportttttthy it has been shown that masks created by 
OPC software do not cause significant necking at 
the tap location and so can be safely applied for lest 
structures. 
In addition the extraction of sheet resistance from 
asymtttitetricmtl Greek crosses has been investigated 
attdthe correctionfactors for asymmetry values up 
to attd above 70% presented. It has been shown that 
these correction factors can be used with confidence 
With very Ittrgc asymmetry values. While in theory 
only fottr ttteasuretneitts tire required to extract the 
sheet resistance it is proposed that for best accuracy 
all eight measurement combinations should be tttttde 
and correction factor applied. 
Finally results for Greek cross structures exposed 
using DI5 C have been presented which, as expected, 
showed that OPC has no effect upon the value of 
sheet resistance extracted. 
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Abstract 
A cross-bridge hnewidth test structure has been used to 
analyse, both electrically and physically, the effect of a 
new attisotropic silicon etch composition that has been 
designed to have ait increased selectivity with ala-
ntini sin. To characterise the effect of the etch on am-
tttittiuttt tracks, electrical ttteasuretttenls have been made 
to obtain sheet resistance and I ittewidtlt. These results 
are presented in combination with SEM micrographs to 
evaluate the surface quality of the exposed aluminium. 
Introduction 
The atmtsotropic etching of silicon using alkaline solu-
tions such as tetranmetlsyl amtmsommi sin hydroxide 
(TMAI-l), is it key technology in the production of 
ttiicroeleclromechamtical systems (MEMS). It has been 
shown Ill that the addition of 64gSi02/1 sodium silicate 
solution (water glass) and 5g/l amtitnoni urn persulfate to 
5wt% TMAH solution results in good anisoiropic wet 
etching of silicon and good selectivity towards alu-
miltiuns. To fully cltaraclerise this composition of etch 
solution the electrical and physical characteristics were 
measured and analysed. Electrical characterisation was 
performed using it standard cross-bridge line test struc-
ture 121 and the physical analysis was performed using a 
SEM. 
Test Structure Layout 
The layout of the test strucluresl3j is shown in hg. I, 
where the aluittiitiumti tracks were designed to he 3, 4, 7, 
and 8/nil wide. The line lengths were SOOitin for the nar-
rower tracks and 1200/un for the wider tracks. The pad 
configuration was designed to citable measurement using 
a standard 2Xti probe card. The cross bridge lest struc-
ture was selected because it is able to measure both the 
sheet resistance and linewidth, and can hence help deter-
ttutie if the TMAH etch is thinning mid/or narrowing the 
alumittium track. 
Test Structure Adaption Options 
Fig. 2 shows a schematic of three test structures which 
can be used to measure different elements of the etch 
process. These are obviously manufactured using differ-
emit techniques, but use a conhinomt mtsask layout. Type A 
is tabnicttted by reactively ion etching the exposed alu-
titimtiuttm. This exposes three sides on the alutttitiiumtt track 
to the wet etch which has an effect on both the width and 
thickness. 
-min a 
w.7.0 L- 	,itoJ  
Fig. I. Tn-i olin-inn layout 
Type B may be fabricated using a CMP (Chemical 
Mechanical Polishing) damascene process 131 where 
trenches are etched its the oxide followed by the deposi-
tion of alutttittiuin to Illl the trenches. Excess ttietal is 
then removed using CMP leaving the inetal filled 
trenches. In this case only the top surface of the track is 




SEM irtrrrges indicate tltnrt the pure criutirirriurtu tracks 
were severely allacked, as shown in fig. 3. It can be 
observed that the rotnglttress of the surface increases with 
etch rirrre, and ire grains crrrr be easily identified. 
Fig 	2 ilonc doll ernie ,rlticniriiunn contigrirririotre to dcterrrtirte rite 
etcliririra died iii rile clecltictil proportion of itunritriunt. 
exposed to the etchattt. Type C is another optiort, si nilar 
to type A, with it protective layer on top of the alu-
tnrrntutn which allows the effect of the sidewall etch rate 
to be evaluated. 
Experimental 
Test structures, of type A, were used to analyse the effect 
of the TMAH etch. The test structures were fabricated 
oil 3-inch (10,0) silicon wafers by thermally growing 
1totrt of wet oxide followed by Sputtering l3orn of either 
tn uirnirrturtt or Al I YSi. The structures shown in fig. I 
were lithographically dciitted using Ox wafer stepper 
technology, and the exposed aiuiuiiniurn reactively ion 
etched. It Should be toted that samples reported were 
not annealed 
Tire pure aluttritriurrr sarrtpie was initially etched in the 
TMAH based solution for one roar, and tirerr at intervals 
of 30 rrritrules for a total etch time of 3.5 hours, The etch 
was carrred out in it Ii beaker with 0. 81 etch mixture. A 
reflux condenser was used to keep the concentration Sta-
ble, and the temperature was kept at 80 ± 2°C usurp it 
terrupertlure controlled hot plate. A 250rer/rrrirt magnetic 
stirrer was used to keep the solution irotruogerreous both 
with respect to concentration and temperature. After 
each etch tire wafer was rinsed and dried before both the 
electrical and physical effects oil aluttriniurtr litres (3, 4, 
and 7ietrn wide) were evaluated. 
Due to the effects observed oil the pure alurrnirriuttn, it 
was decided to inonitor the AM  X& samples at 15 
tnirrute intervals during the first tour, and then at 30 
nitrate intervals for rr total etch rime of 3.5 hours. In 
addition, it was also decided to perforrru measurements 
on all four available liuexvidtlrs. 
Fig. 3. SEM nticrograptt or turn arorrutiiunr trick (it) prior to TMAH 
etch. itri o5rr t tour TMAH etch, cod id often 3.5 hours of TMAH 
etch 
Figure B.14: Reprint of paper presented at ICMTS2000, page 2. 
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Fig. 4. SEtci , icro0ro1rh it All 'ASi track (c) prior to I'M Att cEll, (I)) aller IS o.irwin TMAI-i clot,, )c) alter 35 ninule,oF TMAI-I alc,and (n) mIter 
3.5 hours 0FTMAEI elch. 
A range of images of Al I %Si tracks are shown in hg. 4. 	Electrical measurements of the track sheet resistance can 
Visually it can be seen that surface roughness of these be used to show if indeed the effective thickness of the 
tracks increases for the fiist 30 minutes, and then sta- 	track was being thinned with increasing etch time. The 
hi uses. No noticeable change call be detected from 30 graph ill lip. 5 ShOWS that the sheet resistance for 11111- 
minutes to 3.5 hours. It appears that tite aluurilriunl 	ntinium lines increase linearly with etch time. Fig. 6 
grains become more detailed during tire first period of shows lilIrt the sheet resistance of Al %Si lures initially 
the etching, and their the surface has a more or less COIl- 	increase for about one hour, and then remains approx!- 
stant texture for tlte reulititsi ttg etch period. 	 mutely constant during the remaining 2.5 hours of etch- 
isp. The lirsewidth showed no noticeable change with 
increasing etch Sine, as shown its lip. 7 and 8. 
TI 
Fie. 5. Sheer resislirece of aturiniejunc line, varying will, rich finic, 
I 
MiTh-t-i 
Fie. 6. Sheet rrnrsl000r or All %Si hurl varying with rIch, rinre. 








-  ------- 
sit, 	• 	 I 	I 	I 
Fig. 8, Litiewiilih of All ft-Si lutes vitryitig will, etch I iwo. 
There may be a number of reasons why the lines are not 
attacked froin the sides. Firstly, the lutes are from 3 to 8 
tines wider than they are thick, making the surface area 
available for attack srnal icr. In addition, the sidewal Is do 
not have the smtnre grain Structure as the top surface. As 
the SEM micrographs shows, the nidewal Is are irincit 
smoother thrtrr the top surface, which may make it more 
difficult for tire etch to attack the octal. 
Conclusions and Further Work 
Interesting results have be obtained by using electrical 
test structures in conjunction with SEM analysis. The 
measurements clearly show that the proposed etch com-
position is potentially suitable for applications where 
Alt 'YoSi is used as the itaetrtl conductor. Ruttier surpris-
ingly, the silicon etch attacked Al I %Si alloy less tiisrrt 
pure aluminiurni. Further work will include electronrigra-
hart tests oil both pure ltlstttrinurii and Al l%Si that has 
been exposed to TMAI-I, to determine their reliability 
characteristics alter etch. It is also proposed that the 
effect of artrteuliiig tire aluiriiriiuin be examined. 
Acknowledgements 
Discussion 
Air increase in sheet resistance is equivalent to a 
decrease in the effective thickness of the aiuiriiiiiuni 
truck. The electrical measurements therefore indicate 
that the alunrtniuirt lines are morrotoriuctilly becoming 
thinner throughout the etch time. However, the All,/,Si 
lines she. an initial decrease in line thickness, and then 
more stable phase after the first hour. 
A similar effect is indicated in the SEM micrographs of 
the surface roughness. The aluminium lines clearly 
show an increase in roughness throughout the etch time, 
white the Al 1 %Si lines keep their texture fairly cortstarnt 
after the initial roughening dal n hg the first 30 minutes. 
It is believed the reason wily both the sheet resistance 
increases arid the grains become more visible, is that the 
etch predominantly attacks the metal at the grain bound-
aries, as shown schematically in fig. 9. 
Curwni nit' 
Fig. 9. Etching of or aiunnniuin tine ahntg grew houndaries 
The authors would like to thank SerrsoNor usa for 
titrmnicintg this work and for providing valuable technical 
information. 
Stuff at the University of Edinburgh would like to 
acknowledge the financial support of EPSRC 
(GR/L8 1000). 
References 
K. Lirtin, B. Stark. A.M. Gundlaclr, and A.J. Wal-
ton, ''Alumiiiiriuin passivation for TMAH based 
ariisotropic etching for MEMS applications", 
Electronics Letters, vol. 35, iro. 15, pp.  1266-1267, 
lEE. Stevenage, UK, July 1999. 
D. Yert, L.W. Liirlrolrn, and M.G. Buehler, "A 
Cross-Bridge Test Structure for Evaluating the 
Linewidtit Uniformity of an Integrated Circuit 
Lithography System". J. Electrnchennt. Soc.: Solid-
Strife Science and Technology, vol. 129, no. 10. pp. 
2313-2318, October 1982, 
Figure B.16: Reprint of paper presented at ICMTS 2000, page 4. 
U me 
Published Papers 
C.M. Peyne, A. O'Hara, J.T.M. Stevenson, J.P. 
Elliott, A.J. Walton, and M. Fallon, ''Test Struc-
tures for Characterising a Damascene Interconnect 
Process'', Proceedings of IEEE International Con-
ference on Miemelect,e,njc Test Structures, pp. 
151-155, Monterey, USA, March 17-20, 1997. 
Figure B.17: Reprint of paper presented at ICMTS 2000, page 5. 
Published Papers 
COMPUTER GENERATED HOLOGRAMS FOR USE AS 
MICROELECTRONIC TEST STRUCTURES 
S. Smiths J.T.M. Stevenson* A.J. Walton* A.M. Gnndlach* P. Christief and S.A. AbuGhazateht 
* Departnteot of Electronics and Electrical Engineering, Kings Buildings, 
Deparnnent of Electrical and Computer Engineering, University of Delaware, Newark, DE 19716, U.S.A. 
Abstract - The binary detour phase Wire Segment 
Hologram (WSH) is described and the previous 
work on its use as a test structure in a microelec-
tronic fabrication process is reviewed. The exten-
sion of the use of the null WSH for measurement 
of misalignment in a two level metallisalion pro-
cess is examined and simulation results are pre-
sented. A new hologram image which allows mea-
surement of feature size is also described and pre-
liminary simulation results are presented. 
1. Introduction 
An optical hologram is normally produced by 
recording the interference pattern caused by an 
object wave and a reference wave [1]. The result is 
a diffraction grating from which the object wave 
can be reconstructed. This is done by imaging the 
hologram using a coherent light source similar to 
the reference wave used in recording. A typical 
setup for reconstructing the image from a reflection 
hologram is shown in figure 1. 
Itttic 	
Ila 
Fig. I. Optical sysrenr for recrrrstrucfne reflection trotograrrrcc. 
The lens performs a 2 dimensional Fourier trans-
form of the complex light amplitude at the holo-
gram plane. The wavefront observed at the image 
or transform plane is the reconstructed image. It is 
possible to use a computer to calculate the Fourier 
transform of the object and encode it in a form 
which can be easily drawn by a computer con-
trolled printer [2]. One of the simplest forms of 
Computer Generated Hologram (CGH) is the 
binary detour phase hologram [3-5]. To generate 
the hologram a 2-Dimensional Inverse Discrete 
Fourier Transform (2DIDFT) of the desired image 
is performed. This produces a matrix of complex 
values representing the hologram. The transform 
matrix in separated into amplitude and phase com-
ponent matrices and encoded as a detour phase 
hologram. The encoding scheme is described in 
figure 2. This type of CGH was chosen as it can he 
easily fabricated as an array of metal lines to make 
a Wire Segment Hologram (WSH). 
Fig 2. Single cell trrrirr a trirrary detrrnr pirtoo hnlrrgriirrr. F 	is tire 
rice atoll Sir ttii.c cell ericrrdod a, n irorizonriil drill el the centre of 
tire reflective regorent Irvoy troni the centre of the cell. ,5,,,, is the 
oiagtrirnde for tIre cell, etrcrrded or the iron if the regrneirt. As the 
width, fir, ni the rellecrive seg,rettt iv c500lvot the area dotrerrds uririr 
tire leirgitr it,,,,, iv. 
One disadvantage of this method of producing 
holograms is the large dynamic range of amplitude 
values in the transform matrix. This may lead to 
values of segment length /t rirrr iv lower than the 
minimum reproducible feature size. One way to 
avoid this is to use an technique such as that 
described by Fienup [6].  This method iteratively 
transfers amplitude information to the hologram 
phase matrix leading to a much smaller range of 
amplitude values and improving the WSH struc-
tures. 
Figure B.18: Reprint of paper presented at PREP 2000, page 1. 
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2. Holograms as In-Line Test Structures. 
The WSU has been developed in an attempt to provide a 
real-time in-line test structure for microfabrication pro-
cesses. In practice each wafer being processed would 
have the hologram included in if metallisation layer. 
Each hologram would be illuminated by it laser on the 
production line and the reconstructed irliage captured. 
The quality of this image would show how well the 
hologram has been reproduced in the fabrication press 
so that errors in production can be detected. The first 
studies used simple hologram images and examined the 
effects of different exposures in the photolithography 
stage used to define the wire segments 17, Si. The 
results of these studies indicated that the holographic 
test structure could discriminate differences in the 
dimensions of the wire segments as small as 1% of the 
designed feature size. 
The next improvement if] the \VSI-I was the tise of a ntill 
image holograiti where light is diffracted away from 
some area of the image plane. The image used to design 
this hologram is shown is ligutc 3. 
Fig, 3. Nutl halo's a, irr.'ap 	i,i, d I non,, raison cosine tunctiner. 
The null image was used to generate holographic struc-
tures in order to investigate the effects of nsisregistration 
or alignment error [91. Each of the hologram elements 
or cells was randomly selected to be in one of two 
groups as shown in figure 4. The two sets of hologram 
elements were printed separately and an alignment error 
could be introduced between them. 
Fig. 4, Flair view of pan of it hniogrant designed to allow measure-
neon of nn!igooieoi error 
The effects of misalignment were investigated by 
analysing the reconstructed images obtained from holo-
grams with different offsets between the two halves of 
the hologram. As the misalignment increases the degra-
dation of the image leads to an increase in the intensity 
of light in die the null area, The Average Intensity Ratio 
(AIR) was introduced as a measurement of the image 
quality. To calculate the AIR the average intensity in the 
null area is divided by the average intensity in the rest of 
the image. The value of AIR rises as the misalignment 
increases. It was found that misaligntneiits of 0.1 pin 
could he detected using holograms with it segment width 
of 2 tam. A Progressional Offset Technique (POT) was 
used as this does not require the measurements to be cal-
ibrated and will allow quantitative results to be obtained 
10, II]. In the progressional offset technique a set of 
holograms with if range of built in offsets is fabricated. 
Values of AIR are calculated from the reconstructed 
ittuages and plotted against the built in misalignments as 
is illustrated in figure 5. By interpolating between the 
data points the actual misalignment introduced in the 
process can be determined. 
Fig. 5. G,apli at AIR against mill-in nusahenenent which hows how 
a POT coil he mixed to extract lIme aciund atigonivet error 
The previous study used holograms fabricated in a sin-
gle layer of ttmetallislttiou but this cannot represent mis-
alignments in it real process 191. The text step is to 
investigate the perforisiance of WSI-I structures where 
the two sets of wire segments are patterned on different 
levels of metal. 
3. Two Level Metal Holograms 
The production of a two level hologram is more com-
plex than fabricating the single layer structures previ-
ously reported. The phase values of the hologram are 
encoded as a shift in the horizontal position of the wire 
segment. This nseatts that a misalignment between the 
two sections of the hologram can be considered to be a 
phase shift added to one set of hologram elements. In a 
two level WSI-I there is a difference in height between 
the reflecting surfaces of the two levels of metal. This 
will introduce if further phase shift due to the optical 
path lengths difference. As both misalignment and layer 
thickness cause a phase shift their effects will be con-
founded thus making thin actual misalignment difficult to 
extract. 
Figure B.19: Reprint of paper presented at PREP 2000, page 2. 
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A cross section through part of a two level hologram is 
shown in figure 6. 
2nd level 01 Inelogram 
4\c 
Onli a:::'  
1st level ol holograms 
Fig 6 C,,,,, —ti- through lies of a iso level WSH slvvvivg the 
inipontefli layer iluknevsnr for the lenlegrosmoorniIien. X is Use de1rt1r 
iii oxide over first level instil and V is lie thickness or tile second 
level nmal 
The process required to fabricate such a structure begins 
in the same way as for a single level hologram win" a 
layer of sputtered aluniininm. This is patterned arid 
etched with the first half of the WSI-I. The front of the 
wafer is then coated with a thick layer of deposited sili-
con dioxide which is ptthishiccl liar. Finally, a second 
metallisation layer is added and the rest of the hologram 
is patterned into it. 
The most important features to note from figure 6 are 
the layer thicknesses marked X and Y as these deter-
mine the phase difference between the two levels of the 
hologram. If the path length difference between the lev-
els is equal to A (Or an integer multiple of A) then the 
phase shift will be 27r (or 4g for 22 etc.) which is equiv-
alent to zero phase shift. 
Simulations which show the effects of phase shifts due 
to layer thickness and misalignment have been per-
formed using the GNU Octave software.* The process 
for simulating the reconstruction of a hologram is its fol-
lows: 
I. 	Take 2DIDFT of the null image and perform 
Frenrup iterations to get rIse hologram matrix. This 
is separated into amplitude and phase matrices. 
Select half of the elements is the phase matrix at 
random and add phase shift. This is equivalent to 
a phase shift between the two levels of hologram 
elements in a real structure. 
Recombine the amplitude matrix and the altered 
phase matrix to get a new hologram. 
Take the 2DDFT of the hologram matrix to get the 
new image matrix. This can then be analysed to 
give an AIR value. 
A set of hologram simulations have been performed 
With a range of phase shifts equivalent to different val-
ues of misalignment and layer tlsickness. The range of 
* Octave is a Mounts compatible Iaoeua e wisicts cnn he used to tier-
ferns the nuatriv eulculiriomru needed redesign WSt-t struelvreo 1121,  
ttxisalrgnments used runs from -0.5 lent to +0.5 pm. For 
the purposes of the simulation it is only the silicon diox-
ide thickness X which has been changed. The range of 
oxide thickness errors is from -1000A to +1000A, cen-
tred oil a value of layer thickness which would give no 
phase shift. Figure 7 shows the array of hologram 
images produced by this simulation. 
Fig 7Simulate1 osull Isolssfrion ounces lo, a tills levet wsri Each 
it 'lit threat pierve sinUS due vi nnrivatigmusrent or layer ridekorsa 
This array is the equivalent of a 2 dimensional POT lay-
out with correction for both alignment errors and layer 
thickness. It shows that good hologram reproduction 
does sot just occur for the simulation with no offset or 
layer thickness error, Table I gives values of AIR for 
each of the simulated holograms. 
Minimum values of AIR occur at two sets of phase shift 
valises besides zero. Firstly for a thickness error of 
+200A and a misalignment of -0. 3isis. Then for a 
layer thickness error of -200A and it misalignment of 
i-SI. 3sm. This would make extraction of the misalign-
ment in tt real structure impossible without making other 
measurements. 
4. Wire segment holograms for critical 
dimension measurement 
The first two studies which used WSI-I structures exam-
rued the effects of exposure during the metal pho-
tolithography step of the fabrication 17, 81, These 
showed that changing exposure (irises altered the size of 
the wire segments and therefore the intensity of the 
reconstructed image. It was also found that the exposure 
level could also affect the phase values in tlse hologram 
by causing some elements to merge or disappear. This 
would degrade the quality of the image and could cause 
unexpected results. For example the total image inten-
sity may rise due to increased noise in the image even as 
the hologram element size decreases. 
Figure B.20: Reprint of paper presented at PREP 2000, page 3. 
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Oxide Thickness Alignment Error (/ans) 
Error (A) -0.5 -0.4 -0.3 1 	-0.2 -0.1 0.0 +0.1 +0.2 1 	+0.3 +114 +0.5 
-1000 0.8408 0.9115 0.9718 1.0204 1.0570 1.0814 1.0929 1.0918 1.0779 1.0514 1.0130 
-800 1.0332 1.0661 1.0864 1.0939 .0888 1.0709 1.04.06 0.9986 0.9462 0.8842 0.8139 
-600 1.0936 1.0846 1.0627 1.0285 0.9832 0.9277 0.8629 0.7903 0,7118 0.6294 0.5457 
-400 1.0154 0.9668 0.9082 118408 0.7661 0.6861 11.6031 0.5197 0.4405 0.3688 0.3087 
-200 0.818)) 0.7414 1)660! 0.5767 0.4941 0.4170 0.3484 0.2930 (1.2598 0.2680 0.3110 
Zero 0.5503 0.4691 0.3943 0.3293 0.2793 0.2568 0.2788 0.3292 0.3973 0.4755 0.5587 
+200 0.3116 0.2684 0.2595 0.2923 0.3493 0.4212 0.5013 0.5854 0.6704 0.7533 0.8324 
+400 0.3080 0.3707 0.4458 0.5274 0.6123 0.6968 0.7788 0.8560 0.9247 0.9828 1.0288 
+600 0.5540 0.6390 0.7229 0.8038 0.8787 0.9442 0.9986 1.0409 1.0713 1.0890 1.0938 
+800 0.8282 0.9005 0.9626 1.0132 1.0517 1.0783 1.0919 1.0928 1.1)811 1.0566 1.0202 
+1000 1.0266 1.0614 1.0839 l.0936 1.0905 1,0748 1.0464 1.0063 0.9556 0.8951 0.8260 
Table I. Values of AIR for different alignment and layer thickness errors, 
Simulations of size error effects have been performer) 
using Octave. The first set of simulations used the null 
hologram. The hologram matrix was created and split 
into amplitude and phase matrices. In order to simulate 
the effect of it change in exposure little an offset was 
added to each element in the amplitude matrix. 
The size of the offset depended on the value of the 
amplitude element and was equivalent to an increase or 
decrease in both the length and width of the wire seg-
ment. A graph of the results can be seen in figure 8. 
Fig 8. AIR versus wire size error hr a null hol,grain with a wire 
aeguizu;; width at Zi;so. AIR Values are euronetised to the result at tie 
with so size error 
These results show that it would be difficult to get a 
quantitative measurement of the actual value of 
lttrcwidth front one of these structures without calibrat-
ing the results agiunst some other measurement. The 
objective is to be able to use it progressional offset tech-
nique where each hologram structure is compensated for 
a particular wire segment size error. 
A second set of simulations was performed with it new 
hologram matrix created using an image which is the 
opposite of the null hologram. The new image is shown 
in figure 9 and the results are plotted in figure 10. The 
AIR increases with wire segment size for the null holo-
gram and decreases with size error for the null bob-
grain. It may be possible to use both types of holograms 
in it POT test layout and combine the measurements to 
determine the actual wire dittieusion. However this may 
also require refinement or calibration of the measure- 
FigS. A 10 'aVI] I VI0V 	iVi.IVV pva I 	II i 	moo I amid its/led 
tuent techniques as the relative change in AIR wits 
greater for the null hologram than for the simulated anti-
null structures. 
Fig. In. AIR versus wire size error fir anti-mull hologram aiructsre 
with 2 pin rrgweot svidstm. 
In an attempt to find a solution to this problem a new 
hologram was created by adding the itt)l and unli-null 
hologram matrices together. When the Fourier trans-
form of this was taken the image shown in figure II was 
recovered. This hologram was used in a new set of sim-
ulations, the results of which can be seen in figure 12. 
Even more interesting results were found when a thresh-
old was applied to the reconstructed images before the 
AIR was extracted. The thres)tolding involves first nor-
malising each pixel to the maximum level in the image. 





Then each pixel with it value greater than the threshold 
is set to one while each that has it value less than the 
threshold is set to zero. Figure 13 gives the results using 
it threshold level ofO.5. 
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Fig 	ii Ill ii riot toii'ct-led hy-d'ding th—oll and.i iiivu trolo- 
gir 
Fig 12. AIR versus wire size error tire combined liologriori structure 
j, 	U 
Fig. 13. AIR versus wire size error lo, combined iioiograirr structure 
with a threshold oro.5 
The tltresholding increases the sensitivity of the AIR 
measurement as well as reversing the trend of the graph. 
Further simulations for the region -0.2 ptts to +0.2 ntis 
have shown the percentage change in AIR with a thresh- 
old of 0.5 to be around 1% per 0.1 pm of wire size error. 
5. Conclusions and Further Work 
The previous work using WSI-I structures for process 
control testing has been reviewed. The method for using 
hologram test structures to allow in-line non-contact 
testing of inetal interconnect patterning has been 
described. It now seems clear that although the null 
WSI-I can be used to measure misregistration quite accu-
rately using a progressional offset technique it may not 
be possible to use it for this in a real process where the 
two parts of the holograiti are defined in different met-
allisaliott levels. This is because the effects of align-
oct11 error and path length difference between the layers 
combine to determine the phase error added into the 
hologram. Simulations indicate that using it POT tech-
nique leads to ambiguous results with litany possible 
values ror the actual misalignment and layer thickness. 
Work is continuing oil fabrication of a number of two 
level hologram structures. The test die will include 
other structures to allow measurement of the itsisalign-
tnient and layer thickness. This itteans the results from 
the optical measurements of the hologram can be corre-
lated with more direct tests. 
Results of simulations which looked at the effects of 
dimensional errors in the wire segments have been pre-
sented. The results have shown that the null and anti-
null holograms call be used to measure critical ditoett-
siott but the measurements will need to be calibrated for 
each process. A new hologram image made by combin-
ing the null and anti-null holograms in the transform 
plane has been described. Simulations using this bob-
grain have indicated that it could be used to design it 
POT to measure wire segment dimension. WSFI struc-
tures will be fabricated to allow cottliritialion of the sim-
ulation results for the combined image as well as for the 
null and anti-null holograms. 
Acknowledgement 
Staff at the University of Edinburgh would like to 
acknowledge the financial support of EPSRC 
(GR/L81000). 
tterert' nets 
I. 	G. Dt,wheeko, l!ziiirgroiioi f/ologruphv, Aurpletlo, 1978 
2 	W.H. Lee, ''Computer Generated l'loiob'ruotv: Teclntiiquei and 
Apprsstionv" , Prrrro.0 in Opscu, vol. XVI, pp. 119-232, 
1978 
3 	u.n Brown and A.W. Lohirtitort, "Conipiex upiiliui Filtering 
with Binary Mmliv'', Applied Optics, vol. 5, no 6, pp 
967-969, Jutto 1966. 
4 	A.W.Loliniann 	D.P. Pane, ''Bivsry Friruohoror Hoiogravtv, 
Generated try Cotrtpvtrr", Applier! Oprir.i, vol. 6, no. 10, pp 
1739-1748, Octr,ltzr 1967 
5. 	B.R. Brown riot A.W. Loltvvuto, ''Cvrvputer-generated Binary 
Hologrsroo'', IBM Jovrvtrt of RzoeurtAi and Drrelrsproe'or viii. 
13, pp, 160-167, Mesh 1969.  
5. 	J 0 Fieosp."Iterative Method Applied to ittiago Revertstruc- 
lion and In Cvrrrpuior-Generated Fivloer,tro.s", Optical E,t0i. 
vei'r'ivg, vol. iS, no. 3, pp. 297.305, 1980 
7. 	S. AbrGhiizaleh, J.T.M Stevenson, P. Christie, and Al. Wal- 
ton, ''Wire-segnmre Holographic Trot Srrusttirov for Siavsiical 
Interconnect Metmlogy''. !'nvirs'citvigs of IEEE Irtrrootiovul 
Covfrrottr'e on Mil .,I,, 	7e,l Strua:vuro.i, ltp• 121-126, 
Mitoleroy, USA, Minch 7-20, 1997. 
Figure B.22: Reprint of paper presented at PREP 2000, page 5. 
174 
Published Papers 
8, 	S Ai,uGhzaletr, LT,M Sleveriovo, P Clrrintie, ovl At. Wal- 
ton, "Theoretical and tEnprrinrreotal Atralysir of Wire SegIllvrnt 
Holograms br Slattolictil Inniercoruiect Mclroloay", Itt -- 
7)-,—A'rnir'nr,1ornr Alnnr rfi'vnrir', pp. 225-231. May 1998 
9 	S AlroGlnazolelr, P Chri.rtie, V Agranvinl, J.T.M. Snevenonro, 
Al Wall t, AM Gonndlaclr, and S Snrinln, ''Null Eiologr9ritic 
Teat Strrrclurec tAr the Meaourernnenl of Overlay arid its Strnnia-
trc,d Variintiorr" - /'rrnn-eertnrtgr of IA/jfK /,nterr,or,rr,,al (",of— 
" Mii'ron'tectrnr,o Thor Strrnr-roir.r, pp 156-160, Cute. 
borg, Sweden,, Mardt 1999. 
IS. 	I A Serirck, AT Walton, arId I M. Rolrerinrnnr, ''A Nrroel 
Device Structure lirr Studying Gale and Channel Edge SEeds 
at GrAm", I'rvr'rentorgo of tA/if/f Ivrertorro,oet ('nm/en-ore 
nm Microeter'rmo,rir That Strrrr'tureo, pp. 67-72, Long Be/nell, 
USA, FeIr 22-23. 1988 
II. 	A,J Cineater, Al. Walton, annI P Tuoiry, ''An Enperinrenital 
tnroeat,gat,onnnrt EEPROM Rohialnitiry mono Using tire Progrr-
ainrrr;nl Ohtvei Tod nnnintue'', I'rro'c'enlnrrg.o of 1Ff/f/f Inntn'rmrrntiernnnl 
('norift'rrsnra' run Mrcrmnn'lrn'traroin' 'Erot Snrrnu'tnnrer, ill. 218-222, 
Snun Diego, USA, M/nrcll 22-25, 1994. 
12. 	ttttp://o'wrou'tnc'.o'u.rr',enlrn/on'tnnl'c'  fin 'tnnn'c'.tnnrrll. 
rflsadonit'Or/r'uv/paper.,,n 
Figure B.23: Reprint of paper presented at PREP 2000, page 6. 
175 
Published Papers 
IEEE LOAN5ALI IONS ON SISMIIONOtICIOR MASIJFAC1tJRlN(i, VOL. 13, NO 2, MAY 21510 
Null Holographic Test Structures for the Measurement 
of Overlay and Its Statistical Variation 
S. A. AhuGhazaleh, Member; IEEE, P. Christie, Member IEEE, V. Agrawal, J. T. M. Stevenson, 
A. J. Walton, Member; IEEE, A. M. Gundlach, and S. Smith 
Ahntretct—Resutls are presented on the use of nutl wire segment 
holograms for the in-tine assessnient of mask alignment errors in 
the integrated circuit fat,ricatton process. process variations are 
detected by limeasuring tile tight intensity generated by a hologram 
designed to project a null image. To detect alignment errors, the 
mask for the svire segment hologram (WSII) is distributed between 
two 
nmask layers. if the two sets of diffracting structures defined by 
he masks are transferred to the wafer with perfect registration, 
the result is an area of tight cancellation (DLIII) in the image plane. 
increased mask misatignnient lends to imperfect wavefroni cull-
collation, winch is manifested as on increase in light intensity in 
the null region. in order to characterize misalignment under con-
trolled conditions, the two portions ot the holographic test struc-
turn were initially recombined into a single structure hut with in-
tentional misalignment between the two portions designed into the 
mask. The technique was then used to characterize the alignment 
errors between two separate masks trill, the actual fabricated off-
sets measured using atomic force microscopy. Initial results indi-
cate the technique is capable of resolving 0.1-pin niask ntisatign. 
ment for a I -pm minimum feature process. 
Index Terms—Computer-generated, hologram, integrated cir-
cuit, interconnect, metrology, manufacturing. 
I. INTRODUCTION 
M AINTAINING control over critical dimensions and reg-istration is becoming increasingly difficult with the de-
velopment of deep-submicron fabrication processes. With tra-
ditional optical microscopy reaching the diffraction limit, elec-
tron or atomic force microscopy techniques are being deployed, 
but these arc necessarily time consuming because the images are 
collected and processed as sequences of otte-dimensional scans. 
Alternatively, electrical testing provides accurate and relevant 
measures of the fabricated structures, but the space requirements 
of the contact pads often limit their usability. Thus, a technique 
that can perform in-line, in-situ characterization of the fabrica-
tion process remains invaluable, even ifjnst as a first-order test. 
This procedure can reduce the time needed for the detection of 
an error or a process drift. The use of null wire segtneut holo-
grams (WSH's) as optical structures has he potential to provide 
this kind of flexibility and power. 
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tional Science Foundation under Grant MIP-9414187 (University ofDntasvare), 
and by the EPSRC under the Grant OR/L8 1000 (Utovnrssty, of Edinhargh). 
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DeyaettonntofElecoiaal Engineering, University of Edinburgh. Edinburgh El-IS 
3JL, U.K. 
Publisher It,., tdontiliar S 0894-6507(00)0355l-X. 
The use of WSH's for critical dimensional control have 
previously been reported [I]. [2] and shown to he highly sen-
sitive to size variations caused by photorcsist exposure-little 
variations. Furthermore, their sensitivity to global character-
istics rather than specific point-structure defects makes tltenn 
ideal for testing structures that stretch across long distances 
on a chip. This paper further develops Lhe holographic testing 
technique by introducing it tall WS1-l. The choice of a null, 
or blank, projected image increases the sensitivity of the lech-
nique because of the case of detecting changes in image 
intensity in all area with tttiititnal initial illumination. Null 
WSH's are applied to the problem of detecting alignment 
offset for the first time, and the results suggest that tlte use 
of a progressive offset technique (POT) [3]. [4] is neces-
sary to overcome the problem of calibrating the intensity 
measurements of the projected holograms. Because WSI-I's 
can be fabricated in the scribe channels of the wafer, this 
novel technique provides the possibility for itt-,thtt testing of 
every wafer tntt the production line and makes it possible 
to perfornn itttrawater uniformity measurements. 
The next section provides an overview of tine basic theory 
concerning [lie design of binary computer-generated holtt-
gratits, and Section Ill applies this theory to the design of 
WSH's for use as alignment test structures. The basic cx-
pertnteittal apparatus and results are presented in Section IV. 
The first characterization experiment determines the sensi-
tivity and accuracy of the technique by etitployittg sintttlalcd 
alignment offsets built into a single tnask layer. The test 
structures are printed as one metal layer to assess the sen-
sitivity of the technique under ideal conditions. 'rfnis process 
is followed by a second set of experiments in which the ac-
lu-al process alignment is examined. This result is achieved 
by printing the test WSH's on the wafer in two steps. A 
WSII is divided in two parts, each placed on a separate mask 
area. In each step, only one area of the nnstsk is exposed Onto 
the pfntttstresist. Thus. the combination of the two exposures 
is needed to print each complete WSH. The WSH's fab-
ricated this way contain the alignment information of the 
process. This section also describes why the POT should 
he used to obtain quantitative information about the process 
alignment from the double exposure experiments The fab-
ricated aligiunneni errors are measured direcdy using scan-
ning atomic force microscopy. These measurements suggesi 
some possible sources of variation that cannot be explained 
by alignment variations. The paper concludes in Section V 
with a brief discussion of the possible sources of noise and 
how the resolution of the technique may be improved. 
0554-6507i00t 10.00 2.2 2111111 IEEE 
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II. BASIC TIIISOISY 
A. Scalar Di//rctclion and the Fourier Transfornl 
Using scalar diffraction theory, it may he shown that if the 
time-independent electric field within a diffracting aperture E is 
given by Eçr, y,,), the field in the observation plane is given 
by 
E(ic,, q,,) 
= K1 // E)tr.  
where c, Y, and c,, 1A  are the coordinates in the diffraction 
and observation planes, respectively, a is the distance between 
the two planes, and K1 is a (possibly complex) constant. The 
intent of this section is to generate a diffractive structure that 
will produce an E(.r_ y,) corresponding to a desired test image 
in the observation plane. 
This expression is valid if certain limitations ale placed on 
the size of the aperture and distance to the observation plane. 
The first requirement of scalar diffraction theory is that the aper-
ture is touch larger thatt the wavelength of the incident itlutiti-
nation. This assumption ensures that tie field can be considered 
as a scalar quantity with the transmission or reflection function 
being defined in a plane in the near field of the diffracting ob-
ject. Scalar diffraction theory ignores the field discontinuities 
that result at the boundaries and edges of the structure. It is pos-
sible to ignore field coupling when the extent of each aperture 
i2 is touch larger tItan the wavelength .\, because the distur-
bance exists only in a very small region of the entire structure 
and uses a small fraction of the incident illuminating radiation. 
As the wavelength approaches the size of the grating. the dis-
continuities become more significant and their effect cannot he 
ignored. Prather ro al. [5] use ittlI vector solution and finite dif-
ferettee ttnte-doniaiu (FDTD) analysis to show that as the wave-
length approaches the size of die grating, more power is coupled 
into the disturbances, which result in higher frequency evanes-
cent waves. This power dues not propagate and ends up con-
tributing to ut higher zeroth diffrttction otder intensity. As long 
as the wavelength is still smaller than the diffracting structure 
dimensions, the effect of violating this assumption is a reduc-
tion in the percentage of incident radiation diffracted into the 
desired image. 
In practice, it is possible to fabricate wire segment holograms 
with individual segment sizes that are significantly smaller than 
that required by scalar diffraction theory. This approach reduces 
the quality of the diffracted image, towering the diffraction effi-
ciency of the hologram. It also increases the noise in the image 
and the intensity of the zeroth-order diffraction spot. Since the 
technique is based on relative comparison of the intensity, how-
ever, the absolute quality of each hologram is not necessarily a 
limiting factor. 
The second assumption is that the observation is done far 
from the diffracting object. This procedure requires that a 
diffractive structure with an extent of 500 lint needs to be at 
least 2.5 or away from the observation plane. This large distance 
is difficult to achieve in a compact optical system. Observation 
of the pattern at a distance closer than the Fraunhofer distance 
leads to spherical aberrations in the image. For the application 
described in this paper, spherical aberrations do not present a 
problem. To simplify the application and take advantage of a 
smtttler, less expensive charge-coupled device (CCD) array, 
hiowevet', a lens was added to the optical system and used in the 
collection of the final sets of data. The effect of (fie lens is to 
planarize the diffracted wavefront, which results in the Fourier 
little being located at its focal length, which is .signitic1tl7tly 
closer. 
Because (r /.\z) = is and (tj/Aa) = V. where it and v are 
spatial frequencies, (1) can he rewritten as 
E(.c, ii,.) = Ka Jj E(ia, v)n ° ""'° 	do. 	(2) 
The diffraction plane is defined to he where the hologram is 
placed, and the observation plane is defined its the position of the 
resultant diffraction image. Accordingly, notation is switched 
from a general ohservutiott-plaiie intensity field E(c,, ii,,) to 
specific itiittge field i(c, y) and E(s. v) is replaced by the holo-
gram transmission function J(v r). III addition, because u.r, u) 
and I(mi l  mc) are continuous functions of space, their sampled 
values are defined as 
i,,,, = 'i(rru, ti) = u('rn.c, oui,) 	'i(cv, ii) 	(3) 
= I(rri, a) = I(rruihtc. rj) 	J(u, v) 	(4) 
where the sampling interval A is chosen appropriately to avoid 
abasing. lit the following sections, i,,,, and 1,.,,,, will he in-
terchanged rather freely, with the eontitittotts spatial forms de-
pending on whether the actual image or its sampled matrix rep-
resentation are intended. This procedure is done because the 
tttscretteed 1,,,,, hologram projects a cotttinitous spatial image 
i(ir. ;q). Inversely, I(u, ii), a function of space, is constructed 
from the sampled i,,,,. Thus, an equation of the form 
i(.r, y) = 
	
tdm do 	(5) 
implies that the continuous image t(ui, ii)  is obtained from the 
hologram its represented by its sampled form I,,,,. Although this 
may scent arbitrary, it simply means that the intermediate step 
of specifying the sampled version i(ittx. nuy) is omitted. 
With the new notation, ( I) means that the desired image 
i(ce, ii) is the Fourier transform of the hologram l(u, v) 
i(c. ii) = 
	
10i. i1 )i1 — i2 (=±ui r1.uu  ui;. 	(6) 
Inversely, the hologram .1(s., v) is obtained through the inverse 
Fourier transform of i(x, t) 
l(x. V) ( ff 	i(r, y)e 2 "">dx dii. 	(7) 
III. WIRE SEGMENT HOLOGRAM DESIGN 
A. Wire Segment Las'oui 
Most metallization processes restrict the geometry of the seg-
ment to right-aug/ed shapes. As a result, the wire segments corn-
posing the hologram need to he rectangular in shape. The design 
Figure B.25: Reprint of paper published in IEEE Transactions on Semiconductor 
Maunfacturing, May 2000, page 2 
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Pig. I. Rcprnnentaiionol all jii,IiviIiiisI cell in Ii phase 000icur coding 
rules of metallization processes also require that the wire seg-
rents are separated by the mirtinium feature size. Wlteti this 
requirement is combined with the material restrictions of in-
terconnect lubrication, the available representation techniques 
of the I(iI, v) information is narrowed to phase-contour bob-
grants [6]. A phase-contour hologram is one in which the in-
verse Fourier transform information is represented by a cont-
bttiation of material segments that approximate the locations 
of the holographic fringes that would be created by recording 
the hologratit through regular interference holography. The first 
phase-contour binary hologrants were introduced by Lohntaitit 
[7] in 1967, The essential quality of these holograms is that they 
map the amplitude and phase information of the hologram into 
an array rtf rectangular cells. Each cell contains an optical ele-
ment whose size and positioning within the cell are determined 
by the amplitude and phase information of the hologram, re-
spectively (see Fig. I). 
Lohmanrr's formulation was done for a transmission holo-
gram, in which the optical elements were rectatugular Openings 
in a semi-infinite screen. In this application, our optical elements 
are reflective metallic lines on a Si background or embedded in 
Si02. With the exception of a reversing of direction of prop-
agation and an added difficulty of illuminating the WSFI with 
normally incident radiation, the technique remains applicable. 
As long as the reflected field frititi the WSH can he viewed as a 
retardation in the phase (scuba assumption), the theory is iden-
tical and valid. 
Both the mathematical representation of the image and the 
actual hologram will be spatially sampled and discretized rep-
resentations of the continuous spatial image and hologram. The 
hologram 1(niAu, nAp) is the sampling of 1(7o, r) at an in-
terval Ar', written 1,0, for shorthand, and its information will 
be obtained using the inverse discrete Fourier transform (IDFT) 
of the sampled image matrix i(x, y)  
19,  
where X, Y are the number of rows and columns in the image 
matrix, respectively. 
1,,,,, can be written in phasor notation as 
100 = .4,,,ue.""" 	 (9) 
where the A,,, and P,,,, represent atntplitnde atid phase matrix 
elements, respectively. 
Taking the discrete Fourier transform of 1,,,,, yields ((a,,) 
once more 
it 20u1(ui_i>_0m+hil_1 0_1 lr5u1 
(10) 
where Al. N are the number of hologram cells in each row and 
column, respectively. 
The process of fabricating a WSFI using the phase contour 
method as described by Lohittanit is illustrated for the image 
shown in (II). The image is sampled into a 4 x 4 matrix that 
can easily he represented in the test. The image and its repre-




J. 	(Il) 1 11 1 
The 1DFT produces magnitude [.4] and phase [F] matrices 
0.75 0.17678 0 0.17678 
tAt = 
	(1.17678 	11.125 	II 	11.125 	
(IT) 
0 	0 0 0 - 
(1.17678 	11.125 	0 	11.125 
0 —11.7834 0 0,7854 
- —0.7854 1.5708 0 —3.1416 	
17 
0 0 0 0 
11.7854 —3.1416 1) —1.57118 
These phase and magnitude values are represented geometri-
cally using wire segments that arc shifted and diluted or shrunk 
based on the values of the phase and amplitude matrices. The 
magnitude variations are translated into area modifications that 
can be accomplished through changes in the length or width of 
the wire segments. These values can vary from zero up to the 
maximum dimension of the cell A. To resemble more closely 
the wire geometries in the process that is being tested, however, 
the width is fixed to a constant fractiony of the width in the cell. 
Amplitude is then represented by changing the length of the wire 
segments, expressed as some fraction ru,05, of the A (see Fig. 1). 
Phase coding is achieved by displacing the wire segment from 
the center line of the cell. This displacement is also expressed 
as a fraction i/i,,,,  of the cell size. 
The wire length and displacement variables in,,,,, and 
respectively, are determined by sealing A,,,,, and 1,11— 
A1- 	 moda0(P,,,,,) - in 
I),,,,, = 	 (14) 
mm 
where .4,,, is the largest value in the amplitude matrix (0.75 in 
this example), whereas all of the values of the phase matrix are 
Figure B.26: Reprint of paper published in IEEE Transactions on Semiconductor 
Maunfacturing, May 2000, page 3 
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for small wire segments. As it result, the quantization error is 
reduced and fewer elements are lost in the synthesis process. 
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ang)e(u,,1 ) = 
	
0 0 0 0 
 0 0 tI (I 	
(18) 
0000 
aliased to their value between —Cr and or and then normalized to 
or. Therefore the maximum shift of the wire segment within its 
cell boundary corresponds to a phase shift of or. 
The WSH generated from the sample image is shown in 
Fig. 2. In this example, tire cell size is 6 prii and wire width is 
Ail = 3 pm. The design rules in his example also required it 
niinimum feature size of A = 1 foil), whereas all values were 
snapped to a 0.2-pin grid. The first noticeable characteristic 
of the WSH shown in Fig. 2 is that missing wire segments are 
missing, which is a result of the zero values in the amplitude 
matrix A. It also results froni nonzero values being rounded to 
zero as it result of the large spread of the data. Because any wire 
segment with length smaller than the feature size of the process 
cannot be fabricated reliably, it is excluded from the hologram. 
To minimize the resulting error, values that are smaller than the 
feature size are rounded to the feature size as follows: 
n,,,, rounded to 0.2 pm, for ))= 2 A, 
A. 	 for <Ofl= <A, 
0. 	 forn,,,,, <. 
(15) 
B. Reduction of Magnitude Range 
The large spread of the magnitude values is a characteristic 
of the Fourier transform. Because the original image is hounded 
in spatial frequencies, a direct result is that the higher frequency 
components of the image have lower magnitude. The result of 
having this large range is that a large purl of the image informa-
tion is lost because of the quantization. Minimizing this range 
Obviously decreases the quantization error. The solution to this 
problem is obtained through the notiuniquencss of the Fourier 
transform. The image intensity is determined only by the mug-
nitude of i(n. it). The phase of the reconstructing wave front 
is lost, or ambiguous, in this transformation. Thus, any image 
i(', ij) that satisfies 
= Fi(x,y)I 	(16) 
can he used in the IDFT to synthesize a hologram that will yield 
the same image. Fineup [II] proposed a method that transfers 
some of the itnuge intensity information from the magnitude of 
i(r, y)  to its phase. The resulting image u(r, y)  has an IDFT 
with a smaller spread of magnitudes and, thus, it reduced need 
The iterative method is performed on the original iniage ma-
trix (i). n) = u(ni, n)eir("'") and inverse transforms it into 
the frequency domain I(m. it). The complex phase information, 
P(ni n) of J(in. n) = A(m. ai),P"("'"l is kept and the nag-
nitude,A(ni. is), is set to one, yielding it  (in. it) described by 
I(nt.n) = 	 ( 19) 
which is then transformed back through Jig discrete Fourier 
transform (Dl°T) to yield it(m, n) = ra0 (nu, n)ni'5 "'" . In the 
image doniotiti, the original image magnitude is restored while 
keeping the phase information from the transformation to yield 
i2(01, It) = it(r,, st)c'° (",") 	 (20) 
which goes through the IDFT once more and the whole loop re-
peats. In each iteration, the magnitudes of I, (ou, n) matrix are 
compared with the magnitudes of i,u  (in, n) until the change 
between iterations is smaller than a threshold value. At tins 
pourt, the technique has converged and the iteration process is 
stopped. A characteristic of this technique is that it converges 
rapidly, usually within ten iterations. In this work, the technique 
is run for 50 iterations to guarantee convergence. 
When the iterative technique is run on the sample matrix, the 
resulting amplitude and phase matrices are given by 
(i.47 11.42 	0.16 11.44 
tl.43 (1.11) 11.45 0.65 
Am, = 0.52 0.28 	0.47 0.47 (21) 
058 0.49 0.22 041 
2.2l) —1.79 	—0.66 —3.04 
— 3.01 —2.57 —1.44 —0.84 (12 — —0,08 —1)22 	—2.23 —3.08 ' 	- 
2.77 —100 —3312 2.97 
It is observed that the amplitude matrix has a significantly re-
duced range of values and lhittt all of the zero element shaves 
been removed. 
C. image Selection 
The choice of the image is the first degree of freedom avail-
able to the designer of it WSH test structure. The amount of the 
error as a percentage of the image intensity remains constant 
for a fixed variation in a diffractive structure, regardless of the 
choice of forage. It is determitied by the quantization errors, mis-
alignment error, and size variations of the hologram segments. 
This process, however, dries not imply that the sensitivity of the 
Figure B.27: Reprint of paper published in IEEE Transact-ions on Semiconductor 
Maunfacturing, May 2000, page 4 
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technique does not depend on the choice of the image. The lint-
ted dynamic range and sensitivity of optical detectors make it 
necessary to choose an image that takes till advantage of the 
performance of the detector. An image should he eltoscit so that 
It uses the full dynamic range of the detector without saturating 
it. The maxi mum image intensity should be low enough so that 
variations in the intensity are delectable. Detectors have it finite 
number of quantization levels. If the changes in the image that 
result from process variations are smaller than the quantization 
step of the detector, the technique will fail. 
Fig. 3 shows the image used in Isis work. The image is de-
signed to have it central null region surrounded by annular re-
gion of high signal intensity. In order to reduce the effects of 
abasing it raised-cosine function Was selected to produce the 
central null because this is characterized by it narrow spatial 
bandwidth. If errors are introduced into the fabricated wire seg-
ments, the light intensity measured over the area of the central 
null region will increase, whereas the light intensity measured 
over the area of the bright outer region will decrease. We have 
therefore found it convenient to use ratio of the light detected in 
the central null to the light detected in the bright outer region, 
as a measure of the average error in the WS II. This quantity is 
referred to as the average intensity ratio (AIR). 
D. Mask Generation 
In the ideal ease, no illumination is expected in the null re-
gion. Quantization errors inherent in the design process allow 
for the fabrication of these hologram (minimum feature and 
step sizes). These errors, along with reflections from the optical 
system, cause an imperfect null. Furthermore, process variations 
in metal height and profile obviously have an effect on the ab-
solute value of the intensity of the image, which makes it more 
difficult to use the absolute sum of intensity as the measure for 
the degree of misalignment. To avoid the need for calibration, 
the use of POT is proposed [3], [4]. 
Testing for alignment offset involves moving a subset of the 
WSH elements with respect to each other. A number of the wire 
segments are randomly selected and designated as one part of 
the WSH, whereas the remaining segments constitute the other 
part. Each of these parts can be moved with respect to the other 
independently or completely separated into a different mask or 
layer. Several methods for identifying the element subsets were 
tried (e.g., alternate elements), and it was found that the random 
tel tridiviituul PsDs 
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separation of wire segments into their respective parts provided 
the highest sensitivity of the null image to alignuietit variations. 
The first part of the hologram is priirtcel several times in array 
with constant separation, as shown in Fig. 4(a). The second part 
is arranged with increasing separation further from the center. 
When printed on till)  of the first layer, only sine WSH in the array 
will have tlse proper alignment. When illuminated, tIns structure 
will give rise best null image. Thnis, it is possible to determine the 
alignment of the process directly by examining which section of 
the POT array is associated with the detected minimum in the 
AIR [3], 41. 
IV. ExPtstHtMlgN-t'At. ME'rttoo AND RESULTS 
The null image was sampled using it 50 x 50 pixel matrix re-
sulting in a 2DIDFT matrix containing 50 x Si) complex matrix 
elements. Because each element of this matrix corresponds to 
a wire segment in the WSH, the resulting WSH is an array of 
50 x 50 wire segments. This WSH was tiled in a 2 x 2 grid to 
ensure that the available laser beam diameter is smaller than the 
extent of the WSH structure, as assumed by scalar diffraction 
theory. Each wire segment had a nominal width of 2 yam and at 
height that varied between I and 5 pm, depending on the relative 
magnitude of the 2DIDFT matrix at the corresponding locution. 
Each segment is placed within the boundaa-ies of its own areut 
(6 pm)-. The Final WSH structnre is a 100 x 100 array of wire 
segments covering an area of (600 p.111)2. 
Figure B.28: Reprint of paper published in IEEE Transactions on Semiconductor 
Maunfacturing, May 2000, page 5 
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Fig. 5. Optical nleasurcrnco, system. 
Fig. 5 illustrates the main configuration of the optical setup. 
The 2J optical system is labeled A in the figure. It consists of 
the stage that holds the wafer, if lens with a focal length fm 50 
mm, and a CCD array placed in the Fouricr plane of the lens. The 
c-ti stage is fixed in if position relative to the direction of beam 
travel. The remaitiderof the setup is connected to a vertical stage 
so that it can he repositioned relative to the stage. This process 
allows the testing of several samples with Varying thicknesses, 
Tile CCD array is also placed on if manual a'-y-a stage that call 
move independently relative to the lens and sample. This feature 
makes it possible to move around the image plane to select the 
desired image order. This movement is necessary because of 
the limited SIZe of the CCD array relative to the holographic 
image plane. The microscope camera setup is used to view the 
structures on the wafer. It is also used to position the laser beam 
in the desired area oil the wafer, which allows for the correct 
correspondence between the structure and the image. 
A. Simulated Alignment 0/fact 
Characterizing the sensitivity ofthe WSH's to alignment vari-
ations was the focus of the first set of experimental structures. 
For this purpose, the offset between the parts of the hologram 
had to be known in advance, which was accomplished by fab-
ricating an array of WSH's with simulated c-alignment offsets 
between the two parts of 0.0, 0. 1. 0.2, 0.3, and 0.5 jam designed 
into the mask. The mask was printed using it lOx g-line stepper. 
Each structure was tested by illuminating it with a Green He—Ne 
laser with S = 543.6 tint and capturing the projected image 
using a CCD array placed at the focal length of a Fourier lens 
[2]. [7]. Fig. 6 shows the degradation of the cull in the center 
of the Image as alignment error is introduced (because of linti-
tations 10 the printing process, the degradation of the image on 
Ihte page is not as pronounced as the actual degradation of the 
projected image). 
Fig. 6. The dcgredutioti in the innige as aligttttictii olket is introdtiecd, tit;, 
irliegc is designed with (I tim atigsiitcoi oifsci, and hottitrit image has 11.5 lon 
ihigonicilt Iliac t,clicccii lhe  lay]]  pulls 111 the W.SI I. 
Fig. 7. Atillitie force tiiicniseitttc seas of at4 X 4 segment area frotu a %VSI I 
designed will] 11-pin ahiguliteni eRect. 
Thresholding was First performed to eliminate the back-
ground illumination and noise front the image. Pixel values 
below a certain level (60%) were set to zero and pixels higher 
than that where set to one. This process ensured that the image 
being tested contained only the elements of the holographic 
image, which are a collection of nine futictions. The threshold 
level was chosen so that the image from the 0-jun offset WSH 
most closely resembled the original image. 
In addition, close examination of the fabricated structures re-
vealed variations in metal height and edge profile between stoic-
lures (see Fig. 7). Previous work has shown these type of varia-
tions to affect overall intensity of the image but not the relative 
contrast between its parts. Thus, the ratio of the average inten-
sity within the null region radius to that of the average intensity 
per pixel in the area of twice the radius surrounding it is used 
as the measure of null quality. With no error present, this ratio 
is expected to he zero. With the quantization errors, however, 
Figure B.29: Reprint of paper published in IEEE Transactions on Semiconductor 
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the ratio is higher. As the misalignment increases, the contrast 
decreases and the ratio gets closer to one. The plot of the AIR 
obtained in this experiment is shown in Fig. 8. The plot was ob-
tained from several measurements on a set of the five test WSH's 
described earlier. The measurements were integrated to remove 
the effect of noise. 
The plot shows a strong correlation between the AIR values 
and the alignmentoffset. A significant difference exists between 
AIR values obtained from the different WSH's. The data sug-
gest that the resolution power of this technique for process oh-
alignment is 0.1 jam. The offsets were also confirmed by atomic 
force microscopy (AFM) measurements. It should he noted that 
the AFM scans on this set of structures requite 10 min each, 
whereas the whole process of testing the WSH can proceed in 
Close to cal time when automated. 
Iii. Data paints trIton roth 171100w POT tinges. DaI;i shows a clear 
titlererree horweerr lire nET values horrl (ho structure, the progressive ollei 
irllrloluced between rite esarolinud wst rs il  11.1 jlol  
B. Rent! Process Ahigrrrrrerrr 
When applying this technique to it real process, tIne align-
intent offset between (lie two of the WSH is introduced through 
a double exposure process. In this itrvestigatiorr, the two de-
ments of the WSI-1 design were printed oil the same mask, offset 
from one another by 1200 fern. The first part of the WSH pattern 
was then exposed, and the wafer then moved to align it to the 
the second part of the WSH and a second exposure performed. 
Note that each part of the two layouts that cusnihinre to form the 
WSI-1 contain masking rectangles to prevent exposure in the re-
gions where the elements of the other mask are to be printed 
(see Fig. 9). Three complete WSH structures were fabricated 
with 00-, 01-, and 0.2'-jum process offsets. It should he noted 
that these wih ers were not processed at the sante time as the 
structures previously discussed. 
The structures were tested as outlined in the previous Sec-
tion and the results are shown in Fig. 10. The AIR values are 
plotted versus the theoretical process alignment offset. The data 
points follow a similar trend to the control data with an approx_ 
innately linear increase as  function of offset. The difference is 
that the AIR values seem to be higher overall, which would sug-
gest that a significant process alignment error exists. To deter-
mine whether misalignment existed and its extent, AFM scans 
were performed on all structures. These measurements revealed 
that, within the resolution of the AFM scan of 0.068 fins, no 
misalignment exists between the parts of the WSH's other than 
the intended process offset. 
The AFM measurements show the double-exposed WSH's 
to have generally thicker metal layers with a mean of 1700-nm 
maximum height versus 1200 nm for the single exposure 
WSH's. In addition, they also show the t'-y dimensions of 
the single exposure WSH's as being smaller. The resulting 
smaller wire segments could be because of overetching or 
exposure variation caused by focus differences. If these factors 
are constant across each WSFI structure, however, they should 
not cause differences in average intensity ratio. Such variations 
can cause overall intensity changes in the itnnage, but they 
Figure B.30: Reprint of paper published in IEEE Transactions on Semiconductor 
Maunfacturing, May 2000, page 7 
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should not affect the relative intensities. Sonic oilier process 
parameters that can affect this ratio are the relative reflectivity 
of the wire segments to that of the substrate or the quality of 
the metal film. Further investigation is necessary to explain this 
constant AIR difference. 
The results from this experiment confirm the validity of the 
technique in differentiating alignment variations as small as 0. I 
pm. Further experimentation will be required to determine the 
ultimate resolution of the technique. When comparing these re-
sults with those from the first experiment, it is strongly sug- 
gested that other process parameters may cause it cOtistailt shift 
in the AIR between WSl-I's fabricated under different condi-
tions. This process supports the use of I'OT, which eliminuttes 
the need for calibration between structures and yields direct 
quantitative results. 
V. CONCLUSION 
It has been shown that null WSH s are capable of resolving 
alignment oflsets of the order of 0.1 JIm for it process with it 
minimum feature size of I /tin. The technique was also used to 
test the alignment of it real process and has been shown to he 
capable of the same kind of resolution. 
Examination of the fabricated WSH's using atontic force mi-
croscopy indicated significant process variations (metal thick-
ness, area) between WSI-1 structures fabricated on different parts 
of the wutler. Because these variations appeared to be otiil'ornt 
over the test structure, they did not contribute any errors to the 
measured data, which indicates that the test structures are highly 
selective for their intended purpose of nicasuring mask offsets. 
Scalar diffraction theory indicates that null \VSI-I's are 
appropriate for measuring alignment variations, approximately 
equal to the wavelength of the illuminating radiation. This 
work has demonstrated that the combination of null projected 
images and progressive offsets results in a technique capable 
of detecting offsets significantly below the diffraction limit 
set by the 0.543-em wavelength laser. Because (lie WSH's 
were designed by snap-fitting the wire segments to it 0.2-pm 
grid, ibis results in an average quantization error of 0.1 pm 
during the snap. It is therefore possible that quantization noise 
is htitititig the current measurement resolution. Ultimately, 
however, it is the resolution of the progressive offsets designed 
Into the WSI-1 arrays that determines performance, and further 
experiments will he required to optimize the resolution of the 
test structures. 
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ABSTRACT 
The effect of the barrier layer and dishing in copper inter-
connect causes extra difficulties in ritcasuring sheet resis-
tance and littewidth when compared with equivalent flea-
surentents oil non-datitascette processed tracks. This paper 
examines these issues and, for the lust tune, quantifies the 
effects of diffusion barrier layers and CMP dishing on the 
extraction of K5 frotn Greek cross type structures and the 
effect this has on lirtewidils trseasurestsettt. 
INTRODUCTION 
Advanced ittlercoitstcct technologies are an essential part of 
the roadtstap for i nsprovittg tltc performance of i rttegrated 
circuits. As it result copper is set to rapidly replace alu-
usiniuttt because it has it lower resistivity which, wlteit 
coinbitted with the introduction of low-k dielectrics, 
reduces RC tulle delays and power consumption III. A 
datts,tscene CMP process is typically used for fabricstting 
copper interconnect, largely as a result of the difficulty 
associated with dry etching copper. Barrier layers are also 
required to prevent copper diffusing elsewhere which adds 
to the cotttplextty of processing as well as cotttpl iCatittg tite 
tneasuretnetst of sheet resistance. 
Resistive electrical test structures used to measure the 
linewidilt of conducting tracks ussutne a Itotttogeneous 
layer of conducting material. This is not the case for cop-
per dantttscetse interconnect because of (lie requiretttettt to 
use barrier layers. Figure 1 shows it cross-section through 
two copper tracks with barrier layers and it can be deduced 
that as the width of the copper truck decreases the percent-
age contribution of the barrier layer to the sheet resistance 
increases. For exanspie, it tantalum diffusion barrier has it 
higher sheet resistance than copper (pr-,, 	1. 678uQ-ctn, 
pm = I 3pQ-cm) and a sitttple calculation based on the 
cross-sectional area call he used to calculate tite resistance 
of a track [2]. The resistance of damascene copper tracks 
is also affected by the polishing process, typically resulting 
its dishing which causes the truck to be tisittiter in the ceti-
tre. The degree of dishing is a function of the track width, 
increasing its rnagtsitude for wider tracks as shown in in fig-
ure 2. The resulting reduction its Site cross sectional itreit 
increases the resistance 13, 41- To electrically measure the 
httewidtit of a conducting track the e'ffecrit'e sheet resis-
tatice of thee tnaterial tnmust first be deterntitted. This paritttl- 
F'tire t 	Cross-sectiottof ct,plter diirnoscetto unck, of ttifternr,t widths. 
As tie tvitttti el tie supper line decreases die retative cvrarit,tisii,s 
siiin,v,itl l,itrrinr layers to tile track reelstitt,cr hoc,,ntes noire 
Fik'tire 2. Schee,itticcrtmss section through in,, tnintat ita,ri,tteene lilies 
sht,wiri5'rn,croissed tiisttitmp with tongue ttsewitttiss, 
eler is ttornsttlly nteasetrcd using either it Greek or it box 
cross because no di tnmetssional immfortsmation is required (see 
figure 3) in tite extraction of R, 15, 61. This insensitivity to 
CD variation has ntade these types of structures the indus-





Figure 3. Greek cross and bus cross slicer resistor structures used Sir 
extracting R, 
However, both of these test structures will be affected by 
dishing and the diffusion barrier layer. Any error in the 
value of R5 will directly translate into an error in the value 
of linewidth extracted. Reference 2] discusses ittatty of 
the issues associated with characterising copper intercon-
nect and the purpose of this study is to, for the first time, 
quantity sotete of these effects. 
Figure B.32: Reprint of paper presented at ICMTS 2001, page 1. 
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Firrrr 5 	tisrr,rcred sheer resistance versus cotrtrer tirrewidrir Crsr 
.ui,nrrtiitcd Greek cross utmclures with barrier layers. 
barrier layer. As would have been expected from the 
Greek cross results, figure 5 also shows that use tapwidilr 
of use box cross Structure does not affect the extraction of 
the copper over ban'ier layer sheet resistance. 
Tile above results indicate that tire majority of use current 
flows ill sire centre of the cross (i.e. copper) where the 
resistance is lowest. lrt tlte 2D simulations the resistivity 
specified ill this region was the parallel combination of the 
the copper arrd the underlying barrier layer. This was the 
value of sheet resistance extracted but confirmation is 
required that site 2D approxi rrrati ott used is valid. l-ietsce, 
simulations were also repeated ins 3-dimensions using 
Raphael corsfirsrcing that, for the conditions specified its 
equation (1), the extracted R, is ill fact tisurt of the Cu its 
parallel with the underlying barrier layer. This in it useful 
observation which indicates that Greek cross structures cart 
be used to rrseasure the sheet resistance of copper arrd all 
underlying barrier layer. 
DISHING EFFECTS 
Equation (1) gives the conditions that lire required to 
extract use copper over barrier layer sheet resistance but 
this urssurrses it track with a rectangular cross section. 
Unfortunately, the CMP process also affects the sheet 
resistance of conducting tracks through dishing and it is 
irnporsursmt to quantity time effect of this on the extraction of 
R, use dishing model used in this study is it function of 
the polishing time and parameters have been determined 
for two endpoint conditions 13], These are for the nominal 
polishing iirsre: 
a = 0. 32e °'°08° + 0.65 	 (2) 
Published Papers 
BARRIER LAYER EFFECTS 
The first question that needs to be answered is the exact 
effect that the barrier layer has on the extracted value of R,. 
The structure of the Greek cross used to perform this task 
is shown in figure 4. In this case the thickness of the tanta-
lum barrier layer on the bottom and sidewall s of the trench 
was set to 50rrrn. A 2D simulator (Raphael) was used for 
the following simulations with the sheet resistance of the 
central region of the cross being equivalent to 500rsrss of 
copper over a 50rrrss thick barrier metal layer. The resis-
tance of each sidewall barrier was set by assuming it layer 
of tantalum 550nm by the txmrrier layer thickness. 
Figure 4. Greek cress lest structure loral nnrl:rliorr of barrier laver 
Simulations were perforrtsed for a range of linewidths with 
sidewall burner layer thicknesses between 25 and 100rrru. 
A 10 by I 0urts box cross structure with a 50rirsr thick bar-
rier layer was also simulated for a range of arm widths. 
The results of these simulations are presented ill figure 5. 
For these simulations the sheet resistance of the copper 
over the thin barrier metal (R,1051) was set to 33. 1321nQ/G 
turd, as can be observed its figure 5, this is the sheet resis-
tance extracted by the Greek crosses with large lirrewidthts. 
For example, with a sidewall barrier layer thickness (W1,) 
of lOOnm the extracted sheet resistance is within 1.3% of 
R4cu1 for lirtewidths greater than 0.5rm, It can also be 
seers that as the barrier thickness is reduced the error ill tire 
extracted value of R,105> associated with narrower tracks 
reduces e.g. witir Wh = 25trm, R, is always within 0.5010 of 
Reicut. If an error in the measurement of sheet resistance 
of more than 1% is considered to be significant titers further 
simulations trust be made. Fioin these it can been deter-
mined that for a copper track with a tantalum barrier layer 
the error ill the street resistance will be less than l%, pro-
vided that W 5 >5. 6WTu. Taking into account the ratio of 
resrstrvitres of the copper and barrier layer a more general 
expression can be developed: 
and for a 25% overpohsh: 
W.,, >43.4--'W8 	 (I) 
where Rn  and  Wa are use thickness and resistivity of the 
a = 0. 68,' 0""' + 0. 22 	 (3) 
Its these equations a is the the ratio of the metal thickness 
Figure B.33: Reprint of paper presented at ICMTS 2001, page 2. 
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at the centre of the dished line to the ideal thickness and w 




('a,, eclioI, II orolcir a rlirlied datriaicciic track 
The following simulations approximate dishing as a 
stepped conducting track rather than a smooth carve, as 
illustrated in figure 7. 
is/to 
' itll  
L.- 
Figure 7. Cr,i,sseclieir (tirnugti a dished daroruceuc track ,hinwien (he 
stetitrert apt (osinul(iv((ni rtistriiig vied Fr the njrnstrdri,ns 
This model was first simulated in two dimensions to deter-
mine the effect of dishing, for a 25% overpol islt. on the 
extracted values of sheet resistance. The change in the 
metal thickness due to dishing is modelled in two dimen-
5i0tt5 as a change in the sheet resistance of tie conducting 
area as is shown in Figure 8. The simulation results are 
presented in figure 9. 
Figure 8 Plan view of  G rcck coo, oriha 
how the dishing readrt it sirnrrl,rtvd or 2D rhr_,Fra, rc,.ororcc vi arc Ii 
Part of the cross depends on the awouni of rtrslinrg iii 
For the 25% overpotish it cats be observed that there is an 
offset of about 3% between the sheet resistance extracted 
from the Greek cross structures and that derived from the 
cross section of the line. The values of R extracted from 
the box cross do not increase with the width of the voltage 
Figure 9. Street reaivtrnice rigairoi tinewidthi mr 20 uin,utatiait, ilfcetitier 
itarnriscene Greek crosses with 25'!, nverpotiatc The values at R, for tie 
diitied live were catcvtateit using the erturdiani  for itie cross oecti,,e;rI area 
given in figure ti. 
taps because the dishing of the box is constant. The differ-
ence between the sheet resistance extracted from the box 
cross structure and the equivalent sheet resistance of the 
dished firms is greater (4% - 5i5,) simply because the larger 
dimensions of tire box cross heads to more severe dishing.  
1-towever, this 2D approximation does not necessarily 
reflect the actual current flow in the test structures and so 
3D simulations were also performed. The dishing model 
was changed slightly for the 3D simulations in order to 
achieve ur more accurate model of dishing in the centre of 
the Greek cross. Because the mttsoatrt of dishing is depen-
dent on the hirtewidtlt it would be expected that the depth of 
copper removed in tIme centre would be more than in the 
antis of the cross. Using the model described above a new 
depth of dishing was calculated for the centre of the cross. 
The value of hituewidth (is) used in equations (2) and (3) is 
the diagotial width of the cross measured between opposite 
maternal contters. In order to achieve the correct profile 
((cross the centre of the cross in the sitsiulated structure, 
cylindrical sections of the conducting truck were reirioved. 
This is illustrated in Figure 10. 
Figure iS Ohm view at a Greek cmvi with a tineividtti of 5 pci showing  
die face dinieioinnrd dishing niodet. 
Figure B.34: Reprint of paper presented at ICMTS 2001, page 3. 
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For these simulations both the nominal and the 25% polish 
endpoint models were used and the results are presented in 
figure II. 
I---------- ,• ---------- 
Sr. 5O,,psh,h) 
*cowiwsu,eo 	Fjourc It. Strerl Cr5155 lice versus tirrewjdifr 
ti,r 3D sinuflations oF the elteurs of rlirtriog on 
aoho)nrfl,si 	Greek crr,ssee • 
The results for the 3D simulations svitlr 25% overpolislt 
cmmnspare well with the 2D results indicating that the 
assumptions of the 2D model approximating the dishing 
effect are reasonably valid for these structures. From fig-
ure II it can be observed that the offset between the line 
and cross sheet resistances is approximately 0.70A for the 
nominal polish conditions and 31N, for the structures with 
250X) overpolisls. The results indicate that the errors in 
extracted sheet resistance increase with the amnourrt of dish-
ing. However, the model for dishing in the centre of the 
Greek cross stilt may not reflect the true structure. in order 
to try and cormfirmsm the validity of the model AFM scans of 
real copper dumascene structures have been performed and 
figure 12 shows the results of one scan of it Greek cross. 
Figure 12. 20 n 20 Arra AFM scan of a copper dunnruscrne Greets cross 
test structure. The BrIm of the cross are t mr wide. 
It is not possible to tell from figure 12 if there is more dish-
ing in the centre, of the cross but figure 13 shows AFM pro-
files taken across the centre and arms of the same cross. 
The CMP process employed is a two stage process with the 
first polish stopping on the tantalum barrier layer. The 
sample tested here was stopped at that stage of the process 
to eliminate the effects of dielectric erosion which could 
swamp any dishing effects Gout the measurement. It can 
be seen that the results of mIre two profiles taken across the 
centre of the cross agree quite well. The average depth of 
the copper dishing in the centre of the cross is greater than 
the depth measured in the arm of the cross by between 2 
and 3 nnm This difference in depth is similar to those mod-
elled for the 3D simulations described above. 
LJNEWIDT11 MEASUREMENTS 
Any error in the measurement of the street resistance is 
directly translated into an error in the timmewidtlr extracted. 
The previous discussions have indicated that this can come 
from either the barrier layer or from dishing. 
Barrier layers 
Provided equation (I) is satisfied and there is no dishing 
then the resistance of the measured layer is the parallel 
combination of the copper and tIme underlying barrier layer. 
However, the parameters associated with tIme contribution 
of the sidewall barriers to resistance are also required and 
reference 121  gives it methodology to obtain them. It 
should be noted that barrier sidewall thickness will be less 
than time thickness on a fiat surface for narrow lines 
(Wc5  <4W5 ) due to a shadowing effect during deposition 
121. 'i'lte narrower trucks will also have it higher resistance 
due to it reduction its copper grain size 171.  For the pur-
poses of the simulations both copper slteet resistance and 
sidewall barrier thickness have been assutned to be con-
stant. The resistances of IOU suns long copper damascene 
lines have been calculated with Site same parameters as 
those used in the Greek cross simulations. The eflects of 
the sidewall hairier layers have been subtracted and Rare 
used to calculate the hinewidtlm using the sheet resistatsces 





The percentage errors between the extracted Iimtewidttrs and 
the ''drawn" Iinewidtlrs were calculated and are presented 
in figure 14. It can he observed that as time barrier width 
increases, the errors at low values of drawn Ii ncwidth also 
increase. It should be rioted that the box cross is insensi-
tive to sidewall barrier layer thickness rmrtd, assuming there 
it no dishing, should be used in preference to a Greek 
cross. 
Dishing 
Dishing makes the extraction of sheet resistance using a 
Van der Now measurement problematic because the layer 
thickness is no longer constant. Figure 15 shows the 
Irmtewidth error caused by dishing for Use 3D Greek cross 
and 2D box cross structure. The litrewidth errors for the 
Greek crosses do not vary with tap width staying at about 










5.0 	10.0 	15.0 
Jim 
Figure 13. Or Out tell is a ret sr tlrrec AFM surface villas ferriti a CMP cirtri,er  structure. 
Or Ills right is ii 256 a 256 AFM scriri sunning wlrere the gentiles rave been taken from. 
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Figure 14. Limreividlli errrir versus designed liirewidih I 	the viirautariorrs 
aflrurrier layer effects. 
3% for the 25010 overpolislt condition and about 0.70/1 for 
the nominal polish. The box cross results are different 
because the atmiourrt of disltittg in the box does not change 
with the tapwidlh. This itseatts the error will depend upon 
the drawn width of the the line. These results indicate that, 
provided equation (I) is not violated and instrumentation 
and Joule heating are not issues 12] then sheet resistance 
measurements should be made on Greek cross structures 
with track widths the saute as those used on the littewidth 
structures being tested. 
CONCLUSIONS AND FURTHER WORK 
This work has quantified the effect of barrier layers and 
dtsluitg on the measurement of the sheet resistance and 
liuewidth of copper interconnect. A Greek cross structure 
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Figure IS. Lisewirlttr error versus designed linewidih for the nienriutiuru 
at CMP dishing. 
and underlying barrier with an error less than 1% provided 
Rr 
W. >43.4 - Ws. The effect of disitiog on the extrac- 
tion of sheet resistance front Greek crosses has been evalu-
ated and for a mtoitiiital dishing has been shown to con-
tribute an error of less than 1%. For it 251/, overpolish this 
rises to about 3%. Because of its larger dimensions the 
dishing associated with a box cross is considerably 
enhanced and hence a larger error in sheet resistance 
results. All of these errors are directly transferred into 
electrical based hittewidth measurements. 
Measurements of a copper CMP structure using an AFM 
appear to validate the 3D model of dishing in a Greek 
cross. Future work will involve fabricating more test struc-
tures with a range of different liitewidths. These will be 
tested both electrically and with the AFM to further con-
firm Site simulation results presented in this paper. 
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Electrical CD Characterisation of Binary and 
Alternating Aperture Phase Shifting Masks 
S. Smith, M. McCallum, Al. Walton and .1.T.M. Stevenson 
Abnt,erel— 
Many of the recent advances in optical lithography have 
been driven by the utilisation of complex photonianha us-
ing Optical Proximity Correction (OPC) or phase shift-
log technologies. These masks are difficult and expensive 
to manufacture so the ability to test and cliaractcrise the 
mask making process is very important. Tlsis paper ex-
airlines the issues involved in the use of relatively low cost 
Electrical Critical Dimneitsiori (ECD) msneasinremncnt of niask 
features. Modified cross-bridge test structures have been
designed to allow the on-nsonk measurensent of dense and 
isolated, binary and phase shifted layouts. The results of 
electrical and Critical Dimension Scanning Electron Mi-
croscope (CD-SEM) testing of these structures are pre-
sented a mol indicate the lower variability associated with. 
ECD mneastnremnents. In particular thin adverse effect of 
phase shifting elements on the accuracy of SEM measure-
musents is highlighted. 
I. INTRODUCTION 
Economic considerations mean that optical lithography 
is the first choice for rswis production of Ultra Large-
Scale Integrated (ULSI) circuits. As the drive for smaller 
and smaller feature sizes continues, techniques which al-
low imaging of features curb smaller titan the wavelength 
of the exposure light have become important 1]. These 
techniques include Optical Proximity Correction (OPC),  
off axis illumination, pupil filtering and the use of Pilate 
Shifting Masks (PSM) [2]. 
Masks which utilise OPC arid phase shifting tech-
niques are more complex to manufacture than convert-
tionitl masks and so the ability to test and characterise the 
mask is very important. Most schemes for mask metrol-
ogy require either optical testing or, 55 geometries reduce, 
measurement with a CD-SEM system. Both of these tech-
niques are expensive in terms of equipment and testing 
costs. A less expensive option would be to use electrical 
test structures such as the cross bridge linewititls struc-
ture. Binary and phase shift masks have been used to 
print test structures before [3]. This paper takes the con-
cept a step further by placing test structures on the mask 
and measuring them in a similar manner to that described 
in reference [4]. The results from the on-mask test struc-
tures can be compared with measurements made on sim-
ilar structures which will be printed using a different sec-
tion of the photonmask. 
S. Srrrittr, A.J. Walton and J.T.M. Stevenson are svitti tire De-
partrnreot of Electronics and Electrical Engineering, Scottish tIters-
etoetconies centre. The University of Edinburgh, <legs Buildings, 
Edinburgh, Ettit 3J1,', U.K. Ic-malt Stcncorl.snnittnhice.cd.ar.akl 
M. MeCattuno is with Nikon Precision Europe. Nikon, Court, Kirk' 
ton Coonpss, Livingston, West Lothian. El-t54 7Db, 
II. TEST STRUCTURES 
The standard test structure used to measure t,lic' elec-
trical critical dimension of it condluctiltg track is the cross-
bridge limmewinith structure [5]. The cross bridge structure 
consists of two different sections. The first is it Greek 
cross [6] which is a type of van der Pauw, sheet, resis-
tance measurement structure [7], [8). The second part 
is a bridge resistive structure which is used in conjunc-
tion with the value of sheet resistance (Re) to extract time 
electrical linewicitlm [9]. 
Greek Cross Test Structures 
The Greek cross is a four-termnillsi van der Pauw, sheet 
resistance test structure. It allows the measurement of the 
sheet resistance (119 ) of it conducting film with a constant 
thickness and uniform material resistivity. The method 
of extracting the sheet resistance from such it structure 
is described in reference [10]. In short, four Kelvin resis-
tance measurements are performed, time results are aver-
aged (J?,,) and the sheet resistance is calculated using 
This equation can be used when the structure displays 
90 degree rotational symmetry [11]. The error introduced 
by any asymmetry can be reduced by using it correction 
factor f, as described in references [10] ammrl [11]. 
Bridge Linewidth Structures 
Once a value of R for the conducting material is known 
timers it can be used to calculate tile limsewidt,h of the bridge 
part of the test structure [5]. Tile method used to ex-
tract the ECD using a cross-bridge structure is described 
in reference [9]. Firstly the resistance of the bridge sec-
tion (Re) is found using a Kelvin measurement then the 




where L8 is the length of the bridge section. 
The accuracy of the iinewidths measurement depends 
mainly on the error introduced by the finite width of the 
voltage taps at either end of the bridge [4]. They have the 
effect of widening the line in these regions which makes 
the bridge scem shorter than it is. This cart be minimised 
by following the design constraint that the bridge length 
LB is much greater then the tap width [12). 
Figure B.38: Reprint of paper presented at ICMTS 2002, page 1. 
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C. PSM Tesl Structures 
Cross-bridge test structures which were developed to 
investigate metal damascene interconnect processes hovc 
been adapted for use with alternating phase shifting 
masks. In the "dense" test structures the elect ci ciii lv 
measured line is surrounded by floating lines and phase 
shifting regions in a similar way to the AItPSM test sites 
described in reference [31 This is illustrated in figure 1. 
Pug. it. Photograph, of Site actual Phasesh,ittittg sash soul, it , lose 
isp view of the layout of v,,e of the sets of ,,o-,,,aak test rtrort,,rco. 
III. SHEET RESISTANCE MEASUREMENTS 
Fig. I. Suction of PSM test strsctsre layout. 'the l,Iaek areas are 
L he ctroise I,Iockers whtik' the shiavied trolls al•( I•tgI()ra lift SIt' pitas,' 
shrift, 'flits is a otractore with a hioe,oivhttr r,h I .5ioo  and it hue to 
space ratio of hi. 
The PSM layout contains test structures with oil mask 
linewidths of 0.4, 0.5, 0.6, 11.7, 0.8, 11.9, 1.11, 1.1, 1.2 and 
I.Spm. Bridge structures with line to space ratios of 1:1, 
1:1.5, 1:2, 1:3, 1:5 and Itt 0 were designed for each of the 
feature sizes. There are two sets of dense structures with 
different arrangements of the dummy lint's around the 
Greek cross. Tile first set resemble figure 1, where the 
floating lines follow the shape of the cross, and these will 
he referred to as "L-Type" structures. In the second set 
the unmeasured lines run up to the vertical contact arms 
of the cross and stop short as they do in the bridge section 
of tlte structure, This set will be referred to as "I-Type" 
test structures. The full layout is a 14 x 111 array of test 
structures with probe pads which can be probed on-mask 
using a stasudard 2x ii probe card. This includes two iso-
lated linewidth structures for each feature size. A second 
layout has also been designed where the probe pads are 
scaled so that when the structures are printed using a 4x 
exposure tool the pails will be the same size as those dc-
signed for on-mask measurement. Figure 2 shows lines 
with a CD of Winn which were printed in photoresist us-
lug the 0.41tmmt features tsr, the photoinask. 
smmr 
Fig. 2. SEisS iotageot 9111 lil I ill, lives Ill attesl irsing a S2s2 seat,,tr 
(stEA) and the pi,s.se shift ,,,aak used is tt,is study. 
The layout with the large pads has been repeated three 
times oil the mask, once Writh the phase shifting elements 
removed to give binary structures. The version with the 
small pads for on-mask testing is repeated 24 times on the 
mask and again 8 of these are binary features. A picture 
of the mask can be sects in figure 3 along with a closeup 
of the layout for on-mask probing. 
The Anti-Reflective (AR) coating of chromium oxide on 
the mask presents a challenge when electrically probing 
the devices (13]. Initial attempts to use a standard 2 x 4 
probe card designed to probe alummtiniumn pads were unable 
to sake reliable electrical contact because the AR coating 
was too hard for the probe tips to penetrate. However, it 
was found that steerable probes on ,t mtsutnustl probe station 
were able to contact, the cltromnitttts. It should be noted 
that considerable force was require([ to make contact but 
no scratching of the pads was observed. Sheet resistance 
measurements were node on the Greek cross section of 
one of the isolated history I .Sjtnn structures. The mea-
surements were very noisy partly because the potentials 
were being measured using Source Monitor Units (SMI.Js) 
which did not have a Itiglt enough resolution for low volt-
ages. The repeatability was significantly improved by us-
ing higher currents as can be seen in figure 4. 
ForoeCu,,sttsAt 
Fig. .1. Results of Mclviii rse,,aure,nen,ss s,ade on a chrome Greek 
cross stroetorc as Site foreecurrt,,t was swept from,, ljiA to tmA. 
One interesting result was that although the repeata-
bility at low currents was quite poor, a large number of 
measurements at a set force current typically resulted in 
almost the saute mean value. Sets of 200 measurements 
were made over a short space of time at five force currents 
ranging from 101tA to imA. The mean value of V/I and 
tlte standard deviation calculated for each current setting 
is plotted in figure 5. 
The results indicate that although the repeatability 
of the ntestaurentent improves with higher force currents 




ICig. 5. 	Meaci values a,,d slarulard clerialiori ot \'/l recoils force 
current fir a chronic Greek cross scrilcesec. 
these high currents do not appear to had to joule heating 
and a change in resistance. As the repeatability of the 
measurement is almost the same at 500jeA and incA it 
was decided that the lower current should he used for any 
further Iueasciceneents as a precaution against damaging 
the structure under test. 
The Greek cross part of the test structure was mea-
sured 200 times at four different orientations with a force 
current of 5001sA and the results are presented in table I. 
TABLE' I 
h{csn;n,'rs or KElviN sicastineM ENTS MADE ON A GR EEK 05055 
TEST STRUCTURE WITH a FencE CURRENT OF 500111%. 
Oricnaacios Mean V/I (11) nOv/n)  (11)  
+0 5.30219 1.075 2.1.0326 
-9' 5,363.15 5.102 21.3051 
f90' .5.23085 1.1161 23.758:1 
_50' 5.10126 0.155 25.48114 
Average 5.3245 . 21.1326 
The measured sheet resistance of 24.13i'l/0 is similar 
to a reported value of 19.41i/D for chronic without an AR 
coating [4]. The measurements in table I show a factor 
of ten difference between the standard deviations mea-
sured with forward 1111(1 reverse currents. The reason for 
the difference in variability is not clear but it may be re-
lated to probe contact problems. However, it does scene 
that contact resistance significantly affects the measure-
ment as the values of ocean VII obtained are lower for the 
orientations with a larger standard deviation. 
The chromium oxide coating was removed by a very 
short etch in an aqueous solution of ceric arnlnonium ni-
trate and acetic acid. This meant that a test system us-
ing a probe card and semi-automatic probe station could 
then be used. This system uses a voltmeter with a higher 
resolution which providing more repeatable and precise 
measurements. However, isolated 1.5gnne structures from 
one of the binary and one of the phase shifted layouts 
were tested first using the manual probe station to obtain 
further information about the effect of the measurement 
current on the results. Figure 6 shows the mean sheet 
resistance plotted against the force current while figure 7 
shows the standard deviation. 
There are a number of conclusions that can be drawn 
ruil. CI,r.r, Ccl) 
Cjg  I). Mcarical cr5 of !1 agailest force curcr,,c or chrome Greek 
Cr, us street Circe. 
'ig. 7. Slaninhard nlenlatiore of It, agieirist tr,rer Current foe chronic 
tireck cross strnecturc, 
from these results. Firstly the shapes of the curses are 
very simmlar to those in figure 5 indicating that a force 
current of 5001tA could again be used to obtain repeatable 
results. However, the values of standard deviation are sig-
nificantly lower than the precious results which suggests 
that most of the variability of the measurements made 
on the. unetcbeci structures was probably due to noise in-
troduced by poor probe contacts. Secondly there is an 
offset of 0.31413/0 (roughly 1.2%) between the average 
sheet resistances from the phase shifted and binary struc-
tures when measured with a current of 500pA. This may 
have been due to variation of the sheet resistance across 
the mask plate. The sheet resistances measured after the 
chromium oxide was removed were typically 4f1/0 higher 
than before which indicates there was some ovcretching 
of the chrome features. 
Next, one complete set of structures (see figure 3) from 
the binary section and one from the please shifted region 
were measured rising the higher resolution system and tice 
semi-automatic probe station. The sheet resistance mea-
surements least' been averaged together for each feature 
size (fig-Lire 8) and the standard deviation calculated (fig-
ure 9) to give some measure of the variation with pitch. 
From figure 8 it can be seen that sheet resistance in-
creases monotonically for designed feature sizes above 
0.7gm. Similarly the variation of the sheet resistance tie-
creases as the liness'idch increases. The most interesting 
results are observed for the narrow, phase shifted, L-type 
structures. The mean sheet resistance increases as the 
feature size decreases as does the variation of R1  with 
Figure B.40: Reprint of paper presented atICMTS 2002, page 3. 
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Fig, 8. Mean values of lt against tenUre size for chronic Greek 	Fig. 10 .Average Cl reek cross asyirasetry 1- 	Y, 	Feature 
cross otelictirees. 	 Sine For chrome Structures. 
'IA tILE II 
RESULTS OF KELVIN Me.asersevncsTs mane. ON A HOlOGi', l,INEWIDTI 
STsed"cesr, WITH a rouGe. LUSTIEST or 500pA. 
i 
Fig. 0. Standard deviation of It., agonist Feature rice for chrome 
Greek cross structures. 
pitch. It is only on the L-type structures (see figure 1) 
that the phase shifting elements can significantly affect 
the extracted value of sheet resistance. 
Figure 10 shows the average asymmetry factor F,4 [10] 
plotted against the feature size. Provided F4 is less than 
0.1, the correction factor f is insignificant and the sheet 
resistance can be calculated using equation (1). It is clear 
nt fro 	figure 10 that there is no significant asyntmetry in 
the binary and I-type phase shifted structures except for 
those with the smallest features. Even then the largest 
correction required to the value of Rs is only about 0.3%. 
The phase shifted L-type structures, however, show sig-
nificant and systematic asymmetry. The maximunt value 
of F51 is observed for the 0.4fsm crosses and would require 
a 2.2% correction to the extracted sheet resistance. How-
ever, this effect cannot account for the high values of F5 
measured with these structures. It is possible that the 
effect of etching the phase shifting elements on the geom-
etry of these Greek crosses leads to current crowding and 
joule heating during measurement. 
IV. ELECTRICAL LINcwIoTu MEASUREMENTS 
Initial measurements of the resistance of a nominal 
1.51sm wide track were performed using the manual prob-
ing system before the oxide was removed and the results 
are presented in table II. 
It should be noticed that tlse standard deviations oh- 
p I"ocee Dine los 	Mean Itesistanmee (II) 	a n (Cl) 
'seward 	 8730.22 	 '2.I53F 
Iteverse 5729.34 2.27119 
s'erage 	 5729.78 
served when making tlte bridge measurements are pro-
portionately much smaller (m 0.035%) than for tlte F5 
measurements where o was almost 211% for some Inca-
suremnents. This is probably because the voltages being 
measured are much higher for the bridge structures than 
for the crosses. Taking the average bridge resistance from 
table II and using it in equation (2) along with the average 
sheet resistance from table I gives an electrical linewidth 
(W,, ) of 1.434p to. The nominal value of linewidth was 
1 .Ssm so tlte electrical width is about 4.4% less than this. 
If the individual values of F5 from each measurement ori-
entation are used to calculate hnewidtlt figures using the 
average bridge resistance it can be seen that tise mea-
surements which showed the best repeatability provide 
values of ECD closest to the nominal linewidth. The 
linewidth results and tile standard deviations of the sheet 
resistances call be seen in table III. 
TABLE Ill 
SHEET RESISTANCE, STANDARD DEVIATION OF I0 AND l.lNesvlsTHs 
FOR EACH Gsce,c coons vncasese,n,ne,ST ORIENTATION. 
Orienlatios Mess It 	(0/fl) a0 (tin) 
+0 2.1.0328 4.885 1.428 
24.3091 0.462 1.443 
+90' 23.7083 1.809 1.409 
-90' 24.4804 0.1811 1.455 
There are two main sources for variability in electrical 
CD measurements, firstly the measurement of thte resis-
tance of the bridge itself and secondly thse value of sheet 
resistance used in the linewidth calculation. The first can 
be muittimised through the choice of measurement current 
and, as is clear from the results in table II. makes tip a 
very small proportion of the measured resistance. The 
sheet resistance variability is more of a problem. The re-
sults presented in figures 8 and 9 indicate that the value 
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of R,c extracted from the structures and the variability of 
the measurement with pitch is a function of feature size. 
This is particularly clear for the measurements nacle on 
phase shifted L-type crosses. For this reason it was de-
cided that the average of the sheet, resistances extracted 
from the 1.5rrrr structures should be used. The values are 
28.511/0 for the phase shifted structures and 28.411/0 for 
the binary structures. 
CD-SEM measurement of these structures has also been 
performed and figure 11 shows the electrical and SEM 
measurement results for the L.type, isolated structures. 
D..ign Withfl (fin,) 
Fig. it. Measured lisewirtth versus the designed Cit For isolated 
bridge structures. 
It is clear from these results that there is an offset be-
tween the electrical and SEM measurements. This is to 
expected as systematic tliffererrces of a similar size are 
common between electrical linewidth nreasrrrenrents and 
other CD metrology techniques [14], [15]. Plotting tire 
data in this way makes it difficult to visualise tire offset 
because of the large range of widths. Figure 12 shows the 
results of subtracting each of the. measured widths from 
the drawn width, 
Design Yuan temt 
Fig. 12. Designed linewidth olson the rneassrred CD plotted against 
the designed width for isolated bridge structures. 
This identifies the offset between the electrical and SEM 
measurements which varies from a maximum of 0.08rmru 
down to a minimum of -0.02rrn. However, there is no 
obvious trend with feature size. The same operation has 
been performed with the CD measurements of the dense  
linewidth structures with a mark to space ratio of 1:2 and 
tire results are presented in figure 13. 
------------ 	----------------- . .... ... .. ..... . ................... . . . 
-- - -- - --- ---------- - 
Design Width lint 
13. Desigoert lit,esoirttl, sirius tire ureaurired Cl) plotted against 
tire rlesignnenl width ton 1,2 dense bridge, structures. 
Tite most, important point to notice here is the offset be-
twcemr the electrical and SEM results for the phase shifted 
structure winch is about twice that observed for the bi-
nary structures. For CD-SEM linewidth measurement the 
threshold selected to defirte the. edge of the feature has a 
syst,r:matic etfect, on the extracted width. It is possible 
that the presence of the alternating phrase shifting dc-
rrtemrts affect the SEM intuge so that the tracks appear 
significantly wider than expected. Unfortunately no SEM 
imrrages are available of tire phase shifted structures but 
figure 14 shows a typical image obtained from the bi-
nary section of the mask. Charging of the mask in the 
SEM chamber mrreant that the images obtained had poor 
contrast which is undesirable a-herr attempting to make 
accurate CD measurements. 
Fig. I.I. 	iil,.',l rrrrrge vi u,r,,,,i,s,i]!, li.Tpvr 0 iris usury teature. 
The results presented it) figures 12 and 13 suggest that 
the difference between the measured and designed width 
is not a function of the linewidth. However, if the dense 
structure results are plotted as a function of the mark to 
space ratio for a certain linewidth it becomes clear that 
there is a significant proximity effect on the width of the 
bridge resistor. Figure 15 shows the electrical and SEM 
CD results for dense 0.4/jut structures. 
Tire difference between the designed and measured 
svidtirs increases as the mark to space ratio becomes 
smaller. This means tirttt the measured width of the litre 
decreases as the spacing between it and the surrounding 
dummy tracks increases. 




between the electrical and S EM measurements. The mask 
will be used to print test structures which will also be twa-
sureci electrically. These results will be comparedwith 
on-mask nttetsurertiettts to obtain information about the 
rttaslc error factor (MEF). 
ACKNOWLEDGEMENTS 
Fig. IT, 1)esrgrred Iir,ereidtli sirius the seasrired Cl) plotted against 
erark to space ratio for tl.'Ilrnri dense bridge structures. 
V. CoNcr.ustoxs 
The preliminary measurements indicated that, it is pos-
sible to probe test structures on chrome masks with anti-
reflective coatings. However, suspected probe related 
problems make the measurements less repeatable than 
when probing the etched chrome pads. 
The measurements trtade on Greek cross structures 
show that the variability of the extracted sheet resistance 
is reduced by increasing the size of the cross, as in refer-
ence [16]. Future on-mask test structure layouts sitocticl 
use very large Greek crosses, or possibly box crosses, for 
R .5 extraction ranter than following the minimum feature 
size of the bridge section. 
It is clear that the c'tcitittg of the phase shifting elements 
has a strong effect tint the geometry of the L-type cross 
structures. This leads to large errors in the very ntarrow 
crosses which cannot he removed through the use of the 
correction factor f. Further work will include the rise of 
an Atomic Force Microscope (AFM) to investigate these 
structures in all attempt to fully explain these results. 
The electrical littesvidth measurements show tititt the 
tracks are significantly narrower than the clevigttcci width 
and this may be partly due to the etching process used to 
remove the anti-reflective coatirtg. There is also a system-
atic offset between binary and phase shifted dense tracks. 
Finally there is a proximity effect caused by the dummy 
tracks in the dense structures which makes the closely 
packed lines wider than those that are mrtore getteroctsly 
spaced. 
Differences have been demonstrated between CD-SEM 
and electrical measurements with the electrical results be-
ing more repeatable, As expected there is a systematic 
offset between the electrical and SEM results obtained 
from the binary structures. What was unexpected was 
that the phase shifted lines, which appeared to be electri-
cally narrower tlrarr the binary structures, were measured 
on the CD-SEM system as being significantly wider. This 
may be due to the phase shifters causing confusion about 
the position of the litre edge. 
Future work will include AFM scans of these structures 
which should help identify the reasons for the differences 
The authors would like to acknowledge the support of 
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Test Structures for the Electrical Characterisation 
of Platinum Deposited by Focused Ion Beam 
S. Smith, A.i. Walton, S. Bond, A.W.S. Ross, •l.T.)vl Stevenson, A.M. Gundlacis 
A hnlrsct- 
Focused Ion Learn (FIB) systems are commonly used 
to image, repair and modify integrated circuits by cutting 
isolesin passivsstion to create vias or to selectively break 
metaI tracks. The ion beans eon also be used to deposit a 
metal, such as platinum, to create new c000ections. Tisese te  
isssislues are very useful tools for debugging designs and
testing possible changes to the circuit without 
the 
 expense 
of new ",ask sets or silicons. This paper presents test struc-
sires to clsarocteri.e a FIB platinum depositions process. 
Sheet resistance test structures have been fabricated using 
a FIB tool arid tire results of testing these structures are 
presented. Tins data will crinkle resistors with a known
value to be fabricated irs additions to conducting straps. 
I. INTRODUCTION 
A Focused Ion Beam (FIB) system is similar to it Scan-
rung Electron Microscope (SEM) but rises a hearst of Ga 
iosss produced by a liquid metal tori source rather than 
electrons from a field emission source. It can be used to 
image surfaces in a similar manner to it SEM but the ma-
jor application is the modification of integrated circuits 
by "cutting and strapping" [1]. The cutting operation is 
performed by using the iums beans to physically strutter 
the sample surface. It is possible to obtain ass emslsasstrtd 
etch rate with certain materials by adding iodine to the 
chamber. This technique can be used to cut through isS-
sivation to the required level of nsecalhisation in order to 
break a track or create a via. A FIB system can also be 
used to selectively deposit metal on to the surface by ion 
beam induced deposition. Straps of metal deposited in 
this way can be used to create new cossnections between 
tracks once the FIB has cut via' through the passivation 
and the imsterlayer dielectric. This technique cast be used 
to repair or modify an integrated circuit and can sigssiti-
casstly reduce the time taken in debugging designs. 
Platinum is the most common choice for use in inte-
grated circuit repair and modification because it is inert 
in air and does not cause contamination of the circuit if 
deposited directly 0551,0 the silicon [2]. In order to deposit 
a metal using the ion beam an organometallic precursor 
gas is injected into the vacuum chamber through a needle 
close to the sample surface. This is adsorbed onto the 
surface and then decomposes under the ion beam scan to 
lease the deposited metal. The FIB deposited platinum 
film can have a high concentration of contaminants such 
as carbon, which comes from the organometallic precut-
nor. Typical resistivities for this material can rattge from 
S. Sssitlr, A.J. \Vults,s, S. Bond, A.W.S. Russ, J.'I.M Stevenson. 
AM. Gundlacli are with the Departtne,rt of Electronics and Electri-
cal Engineering, Scottish Microelectronics Centre, The Usrisv,sity 
of Erliurburgir, Kings Buildings, Edi,rbttrgl,, EFIS 3J1', U.K. (e-rnuilr 
Stewart.Surritltttiee.ed.ae.r,h)  
70/sIt-cm to over I000sR-cm [2] while the bulk resistivity 
of pure platinum is approximately 10i!l-csss [3]. 
The film quality, thickness and, therefore, 1 bc resistance 
of the material are functions of the ion beam current, 
the deposition tIle and the ion beans scan area. The 
deposition process needs to be characterised for each FIB 
system so that the basic electrical properties of a platinum 
strap can he predicted [1]. The typical requirement for it 
platinum strap is simply to have a tow enough resistance 
10 give a good electrical connection. The motivation for 
this study was to characterise the platinum deposition 
process so that resistive elements with a known value can 
be deposited. 
II. TEST STRUCTURES 
The design of test structures for characterising the islat-
inrssn deposition process is complicated by the fact that 
it is only possible to deposit rectangular geometries. To 
frilly characterise the platinum films the sheet resistance 
snrsst be determined in terms of the deposition process 
variables. This information can then be used to predict 
the resistance of platinum tracks. The Lest chip also needs 
to include structures which cars accurately measure the re-
sistance of a conducting track so that the homogeneous 
nature and uniformity of the sheet resistance data can be 
comtfirnteci. 
A. Teat Str-usctsarc Design 
There are many methods available for measuring the 
sheet resistance of the deposited platinum. The simplest 
technique is to deposit a large area of metal rsssci then 
use it four point probe technique [4]. The problem with 
this method is the relationship between the deposition 
rate, the betstst current and the scan area. Large areas 
take a long tissse to deposit unless the beam current is 
increased proportionately. The FEI manual for the FIB 
system recommends a beam current density in the range 
of 2-6pAsm° and a maximum of 2pAjssos° for betsrss cut-
rents above lsrA. Hence, a platinum square with a 50/sm 
side requires a beam current of 5nA compared to the stan-
dard beam current of 150pA. 
The alternative to the large deposition areas required 
by a four point probe technique is to use some version 
of the four terminal van der Pauw [5], [6] sheet resis-
tance structure such as a Greek [7] or a box cross [8] 
(Tise method of extracting the sheet resistance is given 
in references [9] and [101). However, the fact that the 
FIB is isnssced to depositing rectangular geometries pre-
sents the use of standard test structures. For example, 
a Greek cross requires at least three different deposition 
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regions connected together and this is completely imprac-
tical. The standard structures need to be adapted to meet 
the capabilities of the FIB system. The approach selected 
involved the design and fabrication of it set of aluminium 
features which form the basis of standard structures with 
a rectangle of FIB deposited platinum completing the test 
structure. For example, figure 1 shows the aluminium lay-
out for a box type test structure. 
Fig. I. Al o,,ijr,iuts layout for a box cross sheet resistor rabricaitti 
in 1,113 deposited platittatti. 
The structure is completed by depositing a square area 
of platinum at the centre of the aluminium voltage taps 
to form it box cross. The full design includes a number 
of these structures with different spacings between the 
voltage taps to allow a number of box cross sizes to he 
fabricated. The ideal four terminal van (icr Pauw sheet re-
sistance structure is it homogeneous conducting film with 
an arbitrary shape and four point contacts on the bound-
ary 5J Real structures lilac Greek and box crosses can 
have finite contacts, and still provide accurate values of 
if they follow certain design cities [8], 111]. In the 
platinum box cross structures the contacts between the 
aluminium taps and the box can make up a significant 
proportion of the box area. This cats be sects in figure 2 
which shows the geometry used for the initial set of test 
structures which were fabricated. 
Pig. 2. Schematic plait view or the cestee afar, 8 s 8ptrt box crass 
51 rime tat re. 
It was decided that simulations of such structures 
should be performed to investigate any relationship be-
tween the size of the box and the accuracy of the mea-
surements. In these simulations the width of the voltage 
taps was set to lion. Three sets of simulations were per-
formed with different overlaps (L1 = 1.5, 0.5 and 0.25iinx)  
between the box and the ahlumniuiiuun fingers. The dinien-
sions of the box were varied from 5 x Sjana up to 25x 25jona 
and the sheet resistance of the box material was set to 
111/0. All of the simulations were performed in two di-
nicnsions using the Raphael package from Avauui,!. The 
simulation results can be seen in figure 3. 
Fig. 3. Sheet resisia tree torsos ban tlit,tentniot,s for sirrialated plot-
ttttttt boo cross strictures with three sliliereot voltage lap overlaps 
(/-i). 
These show that the extracted sheet resistance ap-
proaches the actual value as the size of the box increases. 
The error observed for it box structure with it 5ins diniemi-
sion is almost 511% for it tap overlap of 1 .Spmti. However, 
figure 3 indicates that this error can be significantly re-
duced by making the tap overlap smaller. Figure 3 also 
suggests that large box crosses should be used to increase 
the accuracy. The dilemma is that large deposition ar-
eas either require high beam currents or it bug deposi-
tion time. The smaller structures also liaise areas closer 
to the dimensions of normal platinum straps. it was for 
this reason and also to ensure good contacts that the first 
set of box cross structures fabricated had the dimensions 
detailed in figure 2. 
Asymmetries in van der Pauw structures can lead to er-
rors in the extraction of sheet resistance. This would he 
the case if there is misalignment between the aluminium 
features and the platinum box. In order to investigate this 
a second set of simulations were performed which exam-
ined the effects of box misalignment. Box cross structures 
with sides measuring 5, 10, 20 and 25/tnt were simulated 
in two dimensions with tap overlaps of 1mni and misalign-
ments ranging from +0.9 to —0.9jan in x and y. The box 
sheet resistance was again set to 113/0. Table I shows 
the results of the simulations with no misalignment and 
the results from structures with the mmtaxinoum misalign-
ment where XofJsrt = 1'offet = ±0.9gm. The table also 
shows the percentage difference between the sheet resis-
tances. The results show that the effect of misalignment 
is dependent on the size of the box cross with the smallest 
errors in R. observed for the largest boxes. 
In addition to the sheet resistance measurement struc-
tures, the test chip also includes aluminium features which 
can be used to create a four terminal bridge resistance 
Figure B.45: Reprint of paper presented at ICMTS 2002, page 2. 
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IA I) La 
RESULTS OF SIMULATING THE EFFECTS OF MISALIUNMEST ON 
DIFFERENT SIZES (IF BOX CROSS STRUCTURE. 
105 V,,,.1 = Ow X,j3,, = 0.5m OSte- 
Si- S'jj,, 	= Ojnlri ),,ff, = 5.5EIr,  relIeF 
(ois) it, (11/0) 1 	([(/0) (%) 
5 0.7137 5.7822 8.757 
IC 0.9243 5.5334 0.57 
20 0.5811 0.1)795 1)23 
25 0.9874 0.9803 0.11 
structure. The altiniruum layout for one such structure 
can be seen in figure 4. 
(Z)8 4. Al iIrIiiciix(o layout for it Fill plaliliilsi bridge reSiSlfllire test 
St rile I lire 
In this case the structure is completed by the deposi-
tion of it narrow strap of platinum between the aIlliXlinitill) 
taps to form the brielge resistor (see figure 10). The four 
terminal bridge resistor is a Kelvin test structure winch 
can be used to measure the resistance of it conducting 
track. Its main application is as part of a Iinewidth Inca-
surernelit test structure [12]. The full test cliii) layout con-
tains it number of cross type and bridge type structures 
with it range of possible platinum deposition sizes. It also 
includes structures which can be used to measure the con-
tact resistance between the aluminium and the platinum 
but these have yet to be evaluated. 
B. Test Structure Fabrication 
The platinum structure fabrication process begins with 
the alurniniiiiii test layout which is patterned into 5001110 
thick Al deposited on a silicon wafer. The wafer has it 
thin layer of thermally grown oxide to isolate tile sub-
strate from the (llunliniurll structures. Once the desired 
deposition area is identified then the tips of the aluniiniunt 
tracks which will connect the platinum structure to the 
probe pads must be cleaned. Aluminium oxide forms on 
any bare Al surface as soon as it comes into contact with 
air and roust be removed in order to make a good con-
tact. Iii tile samples that were used initially, sonic sort 
of residue, possibly photoresist, was also observed on the 
surface of the narrow voltage taps and was removed. The 
cleaning was performed by focusing the FIB closely on the 
end of the tap and imaging it until the residue appeared 
to have been sputtered away. When the first platinum 
depositions were performed tile oxide on the back side of 
the wafer led to charging of tile surface causing the beans 
scan to shift after alignment. The result of this is that 
platinum was not deposited in the desired area. This was  
overcome by removing the oxide with a short wet etch in 
buffered I-IF solution. 
As previously mentioned the three main deposition pro-
cess variables that affect the resistance of it platinum fea-
tIlde are the deposition area, the deposition time and the 
beam current. The deposition rate and the quality of the 
platinum 111111 depend upon the beam current and the area 
that is being deposited. All of the structure., fabricated 
SO far for this study use a nominal ion beam current of 
l50pA as this is the saint, current used for strap deposi-
tion in mlullIlal operation. However, wear on tile aperture 
in the FIB colunuml gives an actual beam current typically 
between 190 and 200pA. If the beam scan area is also kept 
constant then the thickness of the. film, and therefore its 
slleet resistance, should be solely controlled by tile depo-
sition time. As an initial experiment a set of twelve box 
cross structures were fabricated where the deposition area 
was 64on2 (8 x 8/mI) as illustrated in figure 2.A very 
conservative overlap of the ailumimlillrn fingers was used 
(1 .5/tIll) to ensure good contact. It should be possible to 
reduce this to 0.5nn or less for future depositions which 
will cause a reduction in the error due to the non-ideal 
geometry. 
The FIB system calculates a thickness for the deposited 
material based 011 the beam current, the deposition time 
and the area. Using this as it guideline the deposition 
times were set to give structures with mlullnllal thicknesses 
from 500mim clown to bunch. The actual deposition times 
varied from about, 330s for the thickest full down to 40s. 
III. INITIAl, Box Caoss REsulTs 
The 8 x 8/Ins box cross structures were tested electri-
cally and sileet resistance values extracted. Looking back 
to the simulation results in figure 3 reveals that an error 
of about 211% should be expected in the sheet resistance 
measured. The results of the R measurements are pre-
sented in figure 5. The graph also includes the result, of 
adding 20% to each of the values and reciprocal functions 
which were fitted to each set of data. 
lo- 
Ns,Oc& Thickness Ccl 
Fig. 5. Sliwl resistance eersss licsnil(al ttiicb,ress for 8 x Spin box 
cross lest slruetures. 
The results show that the sheet resistance for these 
structures is inversely proportional to the nominal thick- 
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ness or deposition time. As the deposition area and beam 
current were the same for each Structure then the depo-
sition rate and material resistivity p should also he con-
stant. Therefore, the thickness t will increase with time 
at a constant rate and as 1?. = L then there should be an 
inverse relationship between the sheet, resistance and the 
deposition tulle. 
One of the box cross structures has been measured us-
ing an Atomic Force Microscope (AFM) and the resulting 
image can be seen in figure 6. 
'— 
Aluminium Tm Sensing tsmt 
Fig. 5. 	Sirrrolaterl sheet resiolsrree versus voltage tur spacing for 
diagonal to cross trot sI,rrtctlnres. 
lu g. 6. [30 I ljtrn ArM onto of a Fit) platiosrir boo cross stroctirre. 
A sectional analysis of the scan showed that, the plat-
iiririrr hilnr thickness was between 320 and 335nni but tire 
nominal thickness calculated by the FIB oysters for this 
structure was only 220rrmn. For this reason, tIre nominal 
thickness will he ignored and the deposition time rrseci 
instead for the next set of structures. 
IV. DIAGONAL Box Caoss TEST STRUCTURES 
As a consequence of the large errors associated with the 
orthogonal box cross structure of figure 2, further simula-
tions were performed using layouts where I he box sect ion 
is rotated through 450  as shown in figure 7. 
Fig. 7. Schematic plan view of the centre of a diagonal 7 x 7pm 
box cross structure. 
Structures where the distance between the taps (8pm 
in figure 7) varies from 5pm to 251crn have been simulated, 
and the results are presented in figure 8. The sheet resis-
tance of the box section of the structure is set to ill/fl 
as in the previous simulations. 
It is clear that a much more accurate value of sheet 
resistance can be extracted from the diagonal box cross 
structures. The error in Rs is less than 1% even with the  
smallest structure. The test drip includes a cross layout 
where the aluminium taps are 8pnr apart. A diagonal box 
of FIB deposited platinum with sides of 7pm plated over 
these taps should give a sired, resistance error of about 
0.1% according to the simulation results. A number of 
these structures have been fabricated svitir a beam current 
of about. 200pA and deposition times varying from 70s to 
2511s. The results of extracting sirect resistance from these 
structures are presented in figure 9. 
Fig. hi. 	Slicer reslotanrce versos tire inverse of deposition nIne for 
7 0 71unnn ctiagoiriul Iron cross test str,rctrnres. The dotted line is a 
linreur fit to the tent data. 
The data indicates that the sheet resistance is propor-
tional to the reciprocal of tire deposition time as expected. 
Tire linear fit to the sheet resistance data cart now be used 
to estimate tire resistance of platinum track fabricated in 
tire FIB using tire same process parameters. 
\C BRIDGE TEST STRUCTURES 
A small number of bridge resistor structures have been 
fabricated using tire alunrinium layout shown in figure 4. 
Figure 10 shows one of these structures. 
The bearrr current used in the fabrication of these struc-
tures was the same as that used for the initial box cross 
structures but the dimensions of the track mean that the 




l'ig. 10. 	l'lrotuirrirrugrat,l, of it lryl,rirI riloirri nuns /plrntinnnnn n finer 
trrinnioal bridge resistor test structure 
areas are different,. This indicates that sheet resistances 
will not be the same as those measured before with struc-
tures with the sante thickness. This problem could be 
rectified by making the line area fit the area of the box 
crosses measured earlier. In this case, for example, the 
distance between the taps is only 511pm and the width of 
the platinum strap is ijtttt. If the length of the strap is ex-
tended to 64ttit the deposition areas should be the same. 
In that case the sheet resistance data front the box cross 
could be used along with the bridge resistance to extract 
the electrical linewidtlt of the platinum strap [12]. 
The results of measuring these bridge structures can be 
seen in figure 11. 
Nsmnr& Tflskr.ntrml 
Fig. It. 	Itesistasce ugabist tnotsunnat ttniebniess for four terminal 
bridge resistor structures 
Again the results show that the resistance is inversely 
proportional to the material thickness as was expected. 
However, the bridge structures were not quite ideal be-
cause they did not allow true Kelvin measurements. The 
reason for this was that the current forcing terminals were 
connected to the voltage taps, hence the resistance mea-
sured may include some of the contact resistance between 
the platinum and the aluminium, In order to correct this 
the FIB system was used in ion milling mode to remove 
some of the aluminium and disconnect the force termi-
nals from the voltage taps. Figure 12 shows the result of 
cutting through the aluminium track.  
s
"1g. 12. Ft Ii image of the, alteration static to tine altimsisinumn test 
ftrnnrtsre to alicia Itolvis mueaatnrrrsemnts, 
The next step is to fabricate bridge resistors on these 
modified structures. The deposition area should he the 
same as the diagonally orientated box crosses in section IV 
which is 49tnt2 . The spacing of the voltage taps is 5111m 
which ttteesrtt that tile platinum deposition area had to be 
longer and so 11.5 x Oflftnt was chosen. A set of test struc-
tures were fabricated with deposition times ranging from 
60 to 240 seconds. The results of electrical measurements 
made on these resistors are presented in figure 13. 
J 
Fig. 13. 	Idesistamnce versus tire' inveT.se of Pt deposition tjrm,e for 
stir teritnimnal bridge resistor utrtncttnrrs itnrludimng the predicted use 
reOis tat ice. 
Figure 13 also shows the predicted resistance of the 
track derived from the linear fit to the sheet resistance 
data in figure 9. The measurement results are all within 
10% of the predicted value except for those taken from 
the track mettle with the shortest deposition time. The, 
thickness of the platinum tracks was measured using a 
Dckttmk surface profiler and the results are presented in 
figure 14. 
This thickness data can then be used to calculate the 
resistivity of the conducting material, assuming that the 
linewidtht is 0.5tmn. These figures are plotted against the 
deposition time in figure 15 
The resistivity should be a Constant if the process pa-
ranteters of area and hcttm current are constant. The 
results in figure 15 suggest that the resistivity is indepen-
dent of the deposition tines with P,srntrt = 1630gB-cot and 
= 1231tf?-cm. 
Figure B.48: Reprint of paper presented at ICMTS 2002, page 5. 
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Fig. H. Thickness of deposited plati—irt against deposition Sine. 
The dotted line is S linear St to the data. 
tOIlttaDO, 
Fig. is. Resistivity of rieposlied pl.tinuu. ogainsi, deposition Shoe. 
VI. CoricLustoyts 
A methodology has been presented for the measure-
ment of the sheet resistance of platinum films created by 
focused ion beam deposition. The geometry of the test 
structures can lead to errors in the extracted value of 
R and these have been quantified by simulations which 
showed that the errors reduce as the platinum box size in-
creases. Further simulations which investigated the effects 
of misalignment on the measurement accuracy have also 
shown that the effects of alignment errors are miniinised 
with larger structures. 
An initial set of box cross test structures were fabri-
cated with a platinum deposition area of 64pm2. The re-
sults indicated that Use sheet resistance was, as expected, 
inversely proportional to the deposition time, with the de-
position rate and material resistivity remaining constant 
for structures with the same area deposited with the same 
beans current. Simulations of box cross structures fabri-
cated with the wafer rotated in the FIB chamber by 430 
indicate that accurate values of Rs  can be extracted even 
when the dimensions of the box are much smaller than 
required with the original, orthogonal structures. Elec-
trical measurements of these diagonal box crosses again 
indicated that sheet resistance is inversely proportional 
to deposition time and the results were used to estimate  
the resistance of platinum tracks deposited with the same 
process parameters and deposition area. 
A set of platinum bridge resistor structures have been 
fabricated. The results of electrical measurements have 
shown that it is possible to predict with sonic accuracy the 
resistance of the track from the sheet resistance data ob-
tainted from box cross structures. Dektak measurements 
have confirnted that the thickness of the deposited plat-
inutn is, as expected, directly proportional to the deposi-
tion tub,. 
Further work will include the fabrication of a new mask 
for the udttnttiniunt layouts which will be designed taking 
into account the results presented in this paper. For ex-
ample the layouts for the box cross structures will not 
require the wafer to be rotated through 45 degrees in the 
FIB chamber while the bridge structures will he designed 
for Kelvin resistance measurements. 
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Evaluation of Sheet Resistance and Electrical 
Linewidth Measurement Techniques for 
Copper Damascene Interconnect 
Stewart Smith, Anthony J. Walton, Tvk,nbeg IEEE, Alan W. S. Ross, Georg K. H. Bodammer, and J. T. M. Stevenson 
Abstract—Tile effects of (lie harrier layer and itistiiiig in 
copper interconnect lead to extra difficulties in measuring sheet 
resistance (Re) and linewidlh when compared with equivalent 
Ineasurements on nonilumasccnc tracks, this paper examines 
these issues and presents the results of simulations that quantify 
the effects of diffusion barrier layers and dishing on the extraction 
of Rs  from cross type test structures and the effect (his has on 
tinewidth measurement. 
Index Terr,in—Chemical mechanical Polishing, CMP, copper, 
critical dimension, Cu, damascene, electrical (:1) metrology, inter-
connect, metrology, sheet resistance, simulation, test structures, 
van der Pauw method. 
I. INTRODUCTION 
ADVANCED interconnect technologies are an essential part of the roadmap for improving the performance of inte-
grated circuits [1]. Asaresult, copper is set to rapidly replace 
aluminum as the lirst choice for IC interconnect. Copper has a 
resistivity (If about 1.7 1tBcm compared to 2.7 sD'crn for Al.' 
The lower resistivity of copper, when combined with the intro-
duction of low-k dielectrics, reduces RC time delays and power 
consumption [3]. Unlike aluminum, coppercatitrotbe easily pat-
terned using a subtractive process such as reactive ion etching 
and so a damascene metal process with CMP is used instead. A 
disadvantage of copper is that it will diffuse quickly into silicon 
and SiO2 and can damage devices if it reaches tIre substrate. 
Consequently, it protective harrier layer, consisting of a metal 
such as tantalum, must be included. A typical copper intercon-
nect process is illustrated in Fig. I, [4], [5]. 
tF. COt't'Ett DAMASCENE AND Teal S'rttuc't'URES 
Resistive electrical test structures used to measure the 
iinewidtlt of conducting tracks assume it homogeneous layer of 
conducting material. This is not the ease for copper durnascene 
interconnect because of the requirement to use barrier layers. 
Mutttmscript received toly 3, am I; ret'ised December 14,2001. This work woe 
s,tpporicd by 0PSRC (OniLS 1000 and OR/MA 1070) and by Avutts(. 
S. South. A. J. Written, A. W. S. Ross. and 3. T. M. Stevenson are with 
(Ire Dctstrurseni of Etecirouics and Electrical Engineering, Scottish Micro-
electronics Centre. The Uoivrrsilt. of Edinburgh, Edinburgh 0119 3JF, U.K 
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All electrical resistivity data used in tnt paper is taken from 121  
Fig. 2 shows a sehcttratic cross section through two copper 
tracks with barrier layers and it is clear that as the width of 
the copper track decreases the percentage contribution of the 
harrier layer 10 the sheet resistance increases. For example, a 
tantalum diffusion harrier has a higher sheet resistance than 
copper (Pt'5  or 13 /nit.ctn) and it siltlple calculation based on 
the cross-sectional area can be used to calculate the resistance 
of it track 161, 171. 
Another effect of the damascene process that can affect the 
resistance of a copper track is dishing. This occurs because the 
copper is softer than the surrounding dielectric and is removed 
more quickly. The CMP polishing pad deforms into the recess 
and removes more copper from the track, making it thinner in 
the center as shown in Fig. 3. 
Tire anrtlrtltt of copper that is renxtved is it function of the 
track width [8], [9]. Fig. 4 shows atontic force microscope 
(AFM) measurements we have inade oil copper datttasceite 
lines and demonstrates the increase in dishing as the trench 
hecotttes wider. 
Any reduction in the cross-sectional area of a Sack will 
increase its resistance. tit order to electrically measure tire 
Inewldtit of a conducting track, the ejJ'er'live sheet resistance 
of the material trtust first be determined. This parameter is 
norntatly treasured using either a Greek or box cross test 
structure like those shown in Fig. 5, [III]. [11]. 
Fig. 6 shows an AFM scan ofacopper Greek cross. In order to 
measure street resistance from smmcir it stcucmLdre, a known current 
I is forced between two adjacent teritminais and the resulting 
voltage V is measured across the other two contacts. The sheet 
resistance Rs can then be calculated using the van der Pauw 
formula [12] 
IV1 
IL0=IT,1(2). 	 (t) 
The full extraction method, which takes into account possible 
asymmetries in the cross structure, is described in [I 11. 
These test structures are commonly used to measure Rs be-
cause no dimensional information is required, However, bolts 
[he Greek and box crosses will he affected by the diffusion bar-
rier layer and the pattern-dependent effects of dishing. Any error 
in the value of R5 extracted using a cross sheet resistor will di-
reedy translate into an error in the value of tinewidtlr calculated 
using that sheet resistance. Reference [6] discusses many of the 
Issues associated with characterizing copper interconnect using 
electrical test structures. The purpose of the work presented in 
this paper is to quantify sommme of these effects. 
0094-5507/112ii17.05t 02 2002 IEEE 
Figure B.50: Reprint of paper published in IEEE Transactions on Semiconductor 
Maunfacturing, May 2002 
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(a) 	 (b) 	 (C) 
ii 	I I 
Fig.]. Typical copper dareasceuie pritcess: (a) Etch track, in inter_layer dielectric, (h) Deposit harrier layerTa.PVD. (c) Deposit cappersecd layer by PVDICVD. 
(d) Cropper deposited by etecteo.ptaIiog. (e) First CMF polish—selective toward Cu,steps on harrier layer. (F) Second CMP pelislo—reneives Cu and Ta at numb 
spend, r0010vec harder layer. 
Fig. 2. Cross section of capper ilaec,isccne tracks of different widths. As the 
widdi 01 the copper line decreases, tie relative contribution of the siilewall 
harriers to toe track resistance will increase. 
Fig. 3. Scheemutic ercoss section through two metal utanrasccoc lines which lcis'e 
been dished by stir prilinlvoig pruoceso. 
2.5 tins Wide 
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Fig. 4 	Af-M profiles 01 	lie surface or three sapper tracks with linewidilis et 
25, 10, and 20trtn 	'lie osslths have been not roiati,'eul in order to aid ceitrparmson 
14 15 
u55 
5,155 	r EiSa  
I I 	 - 
S. 	ii en 
III THE EFFECTS OF BARRIER LAYERS AND DISHING ON THE 	
On MEASUREMENT OF SHEET RESISTANCE AND EI.ECTRICAI. - 
LINEWIOTH 	 Fig. 5. Schematic plan virus's of Greek and hiss cross stwciurcs used fir Pg 
extraction.  
This section examines each of the damascene process issues  
in turn and describes the simulations that have been performed Fin 7. Itt tItiS case, the thickness of the tantalum barrier layer 
to determine their effect on the performance of sheet resistance on the bottom and sidewalls of the trench was set 10 
50 nut. 
lest structures. This information is then used to investigate 	A three-dimensional (3-D) interconnect simulator (Raphael) 
how errors in the extraction of sheet resistance affect electrical 
was used for the following analyses with the resistivitieS Set to 
ltnewtdth measurement. 	
1,7 p0cm for the copper core and 13 gafl'cns for the barrier 
layers. Fig. S shows tt schematic cross section through a copper 
A. Barrier Letter Effeeo.i oil Rs Me000nenetetsl 	
truck, which indicates the important dimensions associated with 
The first question that needs to be answered is the exact ef- the barrier layers. 
fect that the barrier layer has on the extracted value of ]?,5. The 	For the following simulations the horizontal harrier thickness 
structure of a Greek cross used to perform this task is shown in Wkl is 511 rim with the copper thickness Tc5 set to 0.45 gum, 
Figure B.51: Reprint of paper published in IEEE Transactions on Semiconductor 




a 	liv, uterO rcsi,I,, 
Pig. 6. 21) x 20;r in AFM scan of copper Greek cross lest nlrtieture, Tile trifle 
of lire cress arc 
Fig. 7. 	Plan v,ctvul' a Greek cross lest structure titr sitnulaijer if barrier layer 
cti'octs. forage generated by Raphael. 
giving a total line thickness T of 0.5 /.t.m. Using the values 
for PC,  and pt', given previously, the sheet resistance of the 
copper core in combination with the horizontal barrier layer 
('sc,,+t,t,) was calculated to be 0.1137 0/0. 
Greek cross test structures were simulated for a range of dif-
ferctit sidewall harrier widths (1t"v'.)  from 25 nnt to 10(1 alit and 
for linewidtirs (I'VL) from 0.3 pm 105/am. Box cross test struc-
tures, where the box side was 10 fInn, were also simulated with a 
sidewall harrier thickness ofSO nat. The width of tine voltage taps 
in the box crosses varied over the satire range of linewidlhs used 
for the Greek cross simulations, The grids for these simulations 
were setto have 1.5 million nodes but the software controlled grid 
generation resulted in the actual figures being louver, usually in the 
range of 1-1.4 million grid points. In each sinnultttiort. two adja-
cent terminals are designated as the contacts through which the 
current will he forced. One of these contacts is grounded and the 
Fig. 8. Schematic crest suction through acopper track with barrier layecs will, 
(be key diusensierts identified. 
otherhasa voltage applied to it so tltatacurrent will tinett flow he-
Iween tlteitn. The vintage, with respect to ground, is then measured 
at thcothcrtsvo ternninuls.Tlte potential difference between these 
two measurements (I") is tltett used, along with the forced current 
(I). in (1)10 calculate the sheet resistttuce. Each simulation takes 
ubttttt two hours to run on it Sun Ultra 10 workstation and the re-
sults are presented in Fig. 9. 
For large values of (1',,, the sheet resistance extracted from the 
simulated structures is close to tine value of Rs(cr,,+t,kl.  This in-
dicates that the effect of tiresidewall barriers oil the measurement 
is minimal and that tite majority of tine current flowing is in the 
nttnre ihighly conductive central region of the cross. The extracted 
sheet resistance is that of tine copper core and the horizontal bar-
rier layer. As the littewidlh is reduced, the difference between 
h?7i(C,s+btc) and thesheel resistarrceextracted from tile cross struc-
lure increases. This is because more of lltecurre,tt is beginning 10 
flow in the vertical barrier layers. As would becupected, tircoinset 
of this condition will depend on the value of titc sidewall harrier 
thickness and the resistivity of the harrier material. 
If a sheet resistance error of more than 1% is considered to 
be significant, then the minimum linewitilit for each value of 
('Viac can he determined, These figures are presented in Table 1. 
Note that tire "Error" is the percentage difference between tine 
extracted sheet resistance and the specified value ofRs)cn,+bt,). 
Even at the minimum listewidth of 0.3 pttt, tlte error in R5 
is less than 1% for the Greek cross simulations with by5, = 25 
inn. From the other results it can be determined that tine error will 
be less than 1% provided that W1 > 81 147 , and lire resistivities 
of the copper core and the barrier layers are the same as those 
used in the simulations. By taking into account the ratio of these 
r'eststtvtties, a more general expression can be developed 
141,, > 61.2 	1175, 	 (2) 
Pb 
where Pb is the resistivity of the barrier material. The sheet re-
sistances extracted from the box cross structures were all within 
I % of 1s(C,+5j,)  This was expected because only the width of 
the voltage taps were varied. From these results it is clear that to 
accurately measure the sheet resistance of copper over an under-
lying barrier layer, either it box cross structure or a Greek cross 
winch meets the condition given in (2) should be used. 
Figure B.52: Reprint of paper published in IEEE Transactions on Semiconductor 
Maunfacturing, May 2002 
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Fig 9. Extracted Aiect resistance versus linewickh for sirnsloirit Greek rind box cross structures with harrier layers. 
Th 
TABLE I 
MINIMUM VAUlt: 01' CROSS ARM NVID1II W 	Will RI 	FIlE ERROR IN 111E 
ESruscrrn SIIIIIIT RESISTANCE Is LESS THAN I '.5 NilE EACH ill' 
SI1IEWALI. BARRIER \hlSlrI us IV,, SIMIII..lrI.I) 
W1,. (loin) IF5  (lulls) Error 
0.025 0.3 0.4% 
0.00 0.4 0.57% 
0.075 0.6 0.01% 
0.1 0.8 0.84% 
B. Barrier Layer Effbets on Linewidlh Mr'uslirel,Ie,iI 
Electrical critical dimension (ECD) or linewidth is usually 
measured using a bridge type jour terminal test structure [13]. 
This involves the measurement of the resistance RL  of a line of 
known length L. For the purposes of the work described here, 
the value of RE has been calculated by considering the cross 
section through a damascene copper track as represented in Fig. 
8. The length of the line was set lobe 100 put when calculating 
the resistance. The sheet resistance Bs is found from a cross type 
test structure and the electrical linewidth WE calculated using 
R5L 
(3) 
It was shown in Section Ill-A that the sheet resistance of copper 
over a horizontal barrier layer (Rs(cl,$)) can be extracted ac-
curately from a box cross structure or a Greek cross with wide 
arms. If the metal line being measured has the same sheet resis-
tance then It is possible to extract the linewidth with a similar 
accuracy. Unfortunately, the presence of sidewall barrier layers 
means that the resistivity is not uniform across the width of the 
track. Reference [14] describes a procedure that uses electrical 
measurements of four copper damascene bridge strnctures, with 
different widths, to determine physical parameters such us side-
wall harrier width and copper linewidth. The following proce- 
dare only requires two structures for an accurate measurement 
of linewidth from damascene tracks with sidewall barriers. The 
technique makes it possible to take the resistance of a track with 
sidewall harriers and calculate an equivalent resistance for it line 
with the same width but a constant sheet resistance 
If this new line resistance is then used in (3), an accurate value 
ot' linewidih can he calculated. The effect of this procedure is ii-
iustrrttcd in Fig. 10, which shows vertical cross sections through 
tracks with rnnl without sidewall barriers. The resistances of the 
tracks are 1?,, and R,. respectively. 
The resistance difference between the original track and the 
equivalent uniform line is the resistance 01' the two sidewall bar-
riers plus the effect of reducing the width of the core of the track 
by 21V100 . it is possible to define a mortification factor Rs55 
that facilitates the calculation of R,.5 by subtracting it from R, 
is the difference between the resistance of the track with 
sidewall harriers and that of the Sack with a uniform sheet re-
sistance 
=  
and because R > Rrq, it has a negative value. 
The value of R5w will depend upon the sidewall barrier width 
1V5 , which was assumed to be constant in the simulations de-
scribed in Section Ill-A. This assumption is reasonable for the 
barrier widths and feature sizes considered here but does not 
hold for narrower lines where a shadowing effect can reduce 
the burner thickness [6]. Provided that R,- N% does not vary with 





 , (5) 
S 1l"0 - 
where R0. and R0 are the resistances of copper damascene 
lines with widths fl"1  and W2 where W2 = 21,171. For example 
Figure B.53: Reprint of paper published in IEEE Transactions on Semiconductor 
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II 
Jl 
Fig. 12. Sct,o,natic cross socli,,,, firutughi it dished ulanmaveono rack showing 
the slopped ajr),rnxi ocilinu of hisSing used ill tie sin,Utahi,,ilr, 
if 	= 0.05 lift ttitcl T1, 	0.5 /101 their (lie resistance of ti Fig. 	I 3. Schiencatic 	tin, vow it) it Clinch cross with it hir,owidhh ni 	5 JsRt 
i -sum wide line is liw 	4.072 13 air(]the resistance a 2 pm ot snualouhu two uhinionviiins. 'liv shoot ro.,inianco or 	well purl of Ito crinut 
track is 11w0 = 1.9453) where length L = 100 3am. This results utope,ohs 	u the ainiruol 	it hisSing in dhat area. 
ill Jlsw having the value —43.461 Q. 
From (4), Rsw can now be used to calculate 1j,,1 using The model defines the cross sectional area of such a copper 
track as 
(6) A=tuw(2n0). 
For example, the sheet resistance extracted from the Greek cross . 
simulation with W1, equal to I ,unt was 11.11,3 i (3/D. II
. 
 this is 
i The variable a s the ratio of the metal thickness at the center of 
used In (3) with R1, = R14t , the electrical ltnewidth (1-Vs,) will the di shed 	to the ideal thickness 
t,0 - 441 pin, be 0.9121 	nl  which is in eri'or by more than 8%. If the tine re- 
a 
- 	
8 sistance is modified using (6), then a new vu] ac of lincwidth can 
be calculated. lit this case, W, 1 ,, 	= 0.9975 pm, which reduces 
the error to 0.25%. This is the same as the percentage difference Reference [15] also provides equations for on, in leans of the 
between the extracted sheet resistance and 
115)cu+bh) 
feature width IV, which have been derived from experimental 
results at two different CMP endpoint conditions. These are, for 
C. Dishing EfJbcr,i' oil Rs Measurement a nominal polishing time 
Equation (2) gives the conditions that are required to extract 
a = 0320_0,os8sr + 0.65 	 (9) 
the copper over barrier layer sheet resistance using a Greek cross 
where the damascene metal is assumed to have a rectangular and for a 25% overpolish 
vertical cross section. Unfortunately, the CMP process also af- 
fects the sheet resistance of conducting tracks through dishing 
1 
= 0680—n.000w + 0.22. 	 (10) 
and it is important to qaanttify the effect of this on the extraction 
of R. Fig. 11 is a schematic cross section through a dished In the simulations; that follow dishing has been approximated 
track and indicates the important variables used in the model with a stepped cross section, as shown in Fig. 12, rather than a 
described in [15], smooth carved surface. 
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R5 of 0.5 pm thick Cu with rectangular cross-section 
x............................x---.--x.............................x 
Linewidth (.tnS) 
Fig. 14, Sheet resistance against linewidili For iwtt.Jjsjensjoiiat stiriulatioris of coppel dirnzccenc test siniciUron with 251  overpolish, 
NPJ 
The first set of simulations that were performed using this 
model of dishing were Greek and box cross test Structures tttod-
elcd in two dimensions. With no vertical (e) dimension, the 
change in the thtckness of the conducting material doe to dishing 
is approximated as a change in the sheet resistance. This results 
In the middle of the damascene Structure, where tlte copper is 
thinnest, having a higher sheet resistance than the edge. Fig. 
13 shows a plan view of a Greek cross structure demonstrating 
the way that tite sheet resistance changes across tite structure to 
model tine effect of dishing. 
Greek and box cross test Structures with voltage till)  widths 
ranging from I to 5 plo have been simulated and sheet resis-
lances extracted using the method described in Section II. Only 
structures using the 25% overpolish condition have been sinn-
ulated in two dimensions. The grids used for these simulations 
were set to have 11.5 million nodes though the actual number 
varied depending on the structure. The results of the simulations 
are shown in Fig. 14. 
The actual sheet resistance of a dished line of a given 
ltnewidth can be calculated by determining its cross-secliotial 
area using (7) and (10). This has been performed for each 
of the linewidths simulated and the results plotted in Fig. 14 
along with the sheet resistance of 0.5 jim thick copper with no 
dishing (11.0:14 11/0). It can be observed that there is an offset 
of about 3% between the sheet resistance extracted from the 
Greek cross structures and that derived from the cross section 
of the line. The values of 11.5 extracted from tlte box cross do 
not increase with tine width of the voltage taps because the 
dishing of the box is constant. The difference between the 
sheet resistance extracted from the box cross structure and 
the equivalent sheet resistance of tine dished lines is greater 
(4%-5%) simply because the larger dimensions of the box 
cross lead to more severe dishing. 
However, it is possible that this two-dimensional (2-0) ap-
proximation does not necessarily reflect the actual current now 
Fin. IS. Schcumaiic plan sicsv i,fdmn ccnierof a 5i ru Greek cr1155, which shows 
how dishing has been modeled in three dimensitns; in his pan iF tie .sirnirliilieil 
that would occur in a real 3-0 lest structure. It is also likely that 
the dishing in the center of a Greek cross structure will not he 
the same as that in tine voltage taps. The depth of Use dishing 
depends upon the width of the metal feature and the diagonal 
width across the center of a cross is greater than across the arms 
by it factor of v'.  It is reasonable to expect that this would re-
.suit in an increase in tine amount of dishing in the center of tine 
test structure, and so a new set of 3-fl structures that model this 
effect have been simulated. The diagonal width olthecross mea-
sured between opposite internal corners is used as the linewidth 
II.' in (9) and (10) in order to calculate tine new depth of dishing 
(with t 0 = 0.5 (cnn). The correct profile across tine center in the 
simulated structure is obtained by removing cylindrical sections 
of the conducting material, and this arrangement is illustrated in 
Fig. 15. 
Both the nominal and 25% overpolish endpoint conditions 
have been used in the 3-D simulations and the results of ex-
trading R5 iloint these structures are presented in Fig. 16. By 
using (7) to get the cross-sectional area, it is possible to calcu-
late an actual sheet resistance for a dished line. This has been 
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Fig. 17. Electrical linewidilt ersir versus tire actual tinnwidrh icr structures witti dishing. 
performed for (Inc two different endpoints and for each of the 25% overpolish. This indicates that the error in the extracted 
]inewidths simulated, and the results are plotted alongside the sheet resistance increases with the amount of overpolish and. 
3-D simulation results. For reference, Fig. 16 also shows the therefore, the level of dishing. 
nominal value of sheet resistance for 0.5 jens thick copper with 	One important thing to note is that as the linewidth increases, 
no dishing. 	 the extracted R.5 from the Greek cross structures increases at 
The results for the 3-D simulations with 25% overpolish core- the same rate as the actual sheet resistance calculated from the 
pare well with tIre 2-0 results indicating that the assumptions of cross-sectional area. This is not the case for the simulated box 
the 2-D model approximating the dishing effect are reasonably cross structures where the sheet resistance extracted is indepen-
valid. From Fig. 16, it can be observed that the offset between dent of the width of the voltage taps. The variation in the 25% 
the sheet resistances extracted front the Greek cross structures overpolish box cross results is probably due to small variations 
and those calculated for a dished line is approximately 0.7% for in the number of nodes in the automatically generated simula-
the nominal polish conditions and 3% for the structures with don grid. 
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D. Dishing Effects on Linewidth Measurement 
The next step is to investigate the effect of dishittg on the mea-
surcnlent of electrical linewidth. Equation (7), which gives the 
cross-sectional area of a dished track, can he used to calculate 
the resistance for a certain length of copper line. This calcula-
tion has been performed for each of the linewidths used in the 
test structure simulations and for both endpoint conditions. 
l'he electrical linewidth can then be found by using the line 
resistance and the extracted sheet resistances in (3). If these re-
suits are then compared to the actual widths, the linewidth mea-
surenient errors due to dishing can be calculated. This process 
has been followed using the sheet resistances extracted from the 
3-D simulations, and the results are presented in Fig. 17. 
The linewidth errors for the Greek crosses do not vary with 
tap width staying at about 3% for the 25% overpolish condi-
tion and at about 0.7% for tlte rtontinal polish. This should be 
expected because of the way that ttie sheet resistance extracted 
from the Greek crosses increases at tlte same rate as that calcu-
lated from the dished cross section. This can be seen for both of 
the endpoint conditions in Fig. 16. The box cross results are dif-
ferent because the amount of dishing in the box does not change 
with the voltage tap width. This means that the errors decrease 
with increased hittewidttt but are still higher than for the Greek 
cross structures. These results indicate that, provided the coti-
dition in (2) is tot violated and instrumentation resolution and 
joule beating are not issues [6], sheet resistance measurements 
should he matte using Greek cross structures With arm widths 
the same as the tinewidth strttctures being tested. 
IV. CONCLUSION 
Simulations have been used to quantify hlte effects of dit'fu-
slott barrier layers and dishing oil (lie measurement of the sheet 
resistance and electrical linewidth of copper damascene ititer-
connect. Section Ill-A showed that a Greek cross test structure 
can be used to measure the sheet resistance of copper and an un-
derlying barrier layer with an error of less than 1% provided that 
the condition given in (2) is satisfied. It was also found that the 
values of R 5 extracted from box cross sheet resistance struc-
tures were always within 1% of the correct value because the 
box structures are insensitive to the voltage tap width. 
The results of the test structure simulations were then used 
to evaluate the effect of diffusion barrier layers on the electrical 
measurement of linewidth. It is clear that the effect of the side-
wall barriers on the total line resistance becomes more dominant 
as the width at the litte being measured is reduced. This poten-
tially leads to very large errors in the linewidth measurement 
but, fortunately, it is possible to calculate the sidewall contribu-
tion and subtract it. The modified line resistances can then be 
used, along with sheet resistances extracted from the simulated 
structures, to calculate the electrical linewidth using (3). The 
only error in the resulting linewidth is due to the effect of the 
sidewall barriers on the cross structure used to extract RS. This 
method assumes that the sidewall harrier width (lt'.) does not 
vary with the total width of the line, which will normally he the 
case for the feature sizes considered in this work [6]. 
The simulations used to evaluate tlte effects of harrier layers 
have assumed that the metal track has a rectangular cross section  
but ill most damascene processes some dishing will be present. 
Some exceptions to this ttiiglst he advanced polishing processes 
with well-clevelopccl midpoint control to reduce dishing or pro-
cesses which use low-k dielectrics that tue softer titan the copper 
[16]. The model of dishing that was used to create the simu-
lated Greek and box cross test structures had two possible pol-
ishing endpoint conditions. The difference between the sheet re-
sistances extracted from (lie Greek cross structures and equiva-
lent sheet resistances l'or copper lines with the same amount of 
dishing was found to he less than I % using the nominal polish 
condition and about 3% with a 25% overpolish. 
The above results can be used to predict how a combination of 
dishing and barrier layers would affect the performance of sheet 
resistance structures and the measurement of linewidth, Sheet 
resistance tttettsuretttemtts of box cross structures are not affected 
by the sidewall harrier layers but the large areaof the box is more 
likely to experience a greater degree of dishing. In this case, 
the sheet resistance extracted front such a test structure may be 
significantly higher than for a narrow structure leading to an 
unacceptable error in the calculated value of electrical linewidth. 
The effect of sidewall barriers oil the sheet resistance mea-
suretttent of Greek cross structures that meet the condition given 
by (2) is minimal. When dishing is the dominant effect, the ex-
tracted sheet resistance will increase as the width of the arms 
of the cross increase. if it Greek cross is to be used as part of a 
linewidth measurement, thett the width of the cross arms should 
he the same as the nattnivah width of the bridge linewidth struc-
ture in order to minimize the effect of dishittg. 
However, if the Greek cross structure does not meet the condi-
Lion of (2), then tlte effect ctf the sidewall harriers will dominate 
and the extracted sheet resistance will increase as the feature 
size decreases. This puts it limit rut die tltiltimttnt linewidth tbttt 
call he measured accurately. If tt larger Greek cross, which is 
unaffected by the sidewall harriers, is used, then ttltother error is 
introduced because the dishing in the cross will be greater than 
in the bridge. 
The conclusion is that in order to achieve the most accurate 
measurement of the electrical linewidth of a copper track at'-
fected by both diffusion barrier layers and dishing, tIle sheet re-
sistance should be measured using a Greek cross that has arms 
the same width as the track and is large enough not to he affected 
by the sidewall barriers. 
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